








LSF0108-Q1 SDLS967E - MAY 2016 - REVISED NOVEMBER 2022

# LSF0108-Q1 Automotive 8-Channel Multi-Voltage Level Translator

#### 1 Features

- AEC-Q100 qualified with the following results:
  - Device HBM ESD classification level 2000-V
  - Device CDM ESD classification level 1000-V
- Available in wettable flank VQFN (RKS) package
- Provides bidirectional voltage translation with no direction pin
- Supports up to 100 MHz up translation and greater than 100 MHz down translation at ≤ 30-pF capacitive load and up to 40 MHz up or down translation at 50-pF capacitive load
- Supports hot insertion
- Allow bidirectional voltage level translation between
  - 0.95 V  $\leftrightarrow$  1.8 V, 2.5 V, 3.3 V, 5 V
  - $1.2 \text{ V} \leftrightarrow 1.8 \text{ V}, 2.5 \text{ V}, 3.3 \text{ V}, 5 \text{ V}$
  - $1.8 \text{ V} \leftrightarrow 2.5 \text{ V}, 3.3 \text{ V}, 5 \text{ V}$
  - $2.5 \text{ V} \leftrightarrow 3.3 \text{ V}, 5 \text{ V}$
  - $-3.3 V \leftrightarrow 5 V$
- Low standby current
- 5-V tolerance I/O port to support TTL
- Low r<sub>on</sub> provides less signal distortion
- High-impedance I/O pins for EN = low
- Flow-through pinout for easy PCB trace routing
- Latch-up performance exceeds 100 mA per JESD
- -40°C to +125°C operating temperature range



# 2 Applications

- GPIO, MDIO, PMBus, SMBus, SDIO, UART, I2C, and other interfaces in telecom infrastructure
- Infotainment and cluster
- Body electronics and lighting
- Hybrid, electric, and powertrain systems
- Passive safety
- **ADAS**

# 3 Description

- Supports up to 100 MHz up translation and greater than 100 MHz down translation at ≦ 30 pF cap load and up to 40 MHz up and down translation at 50 pF capacitive load:
  - Allows the LSF family to support more consumer or telecom interfaces (MDIO or
- Bidirectional voltage translation without DIR pin:
  - Minimizes system effort to develop voltage translation for bidirectional interface (PMBus, I<sup>2</sup>C, or SMbus)
- 5 V tolerance on IO port and 125°C support:
  - With 5 V tolerance and 125°C support, the LSF family is flexible and compliant with TTL levels in industrial and telecom applications
- Channel specific translation:
  - The LSF family is able to set up different voltage translation levels on each channel

#### Package Information(1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)							
LSF0108-Q1	PW (TSSOP, 20)	4.40 mm × 6.50 mm							
	RKS (VQFN, 20)(2)	4.50 mm × 2.50 mm							

- For all available packages, see the orderable addendum at the end of the data sheet.
- Preview package



# **Table of Contents**

1 Features		9
0 D = = =	•	
3 Description		
4 Revision History		
5 Pin Configuration and Functions		
6 Specifications		13
6.1 Absolute Maximum Ratings	5 9.1 Application Information	13
6.2 ESD Ratings		
6.3 Recommended Operating Conditions		
6.4 Thermal Information		
6.5 Electrical Characteristics		
6.6 Switching Characteristics (Translating Down),	11.2 Layout Example	21
V <sub>GATE</sub> = 3.3 V		
6.7 Switching Characteristics (Translating Down),	12.1 Receiving Notification of Documentation Upon	
V <sub>GATE</sub> = 2.5 V	6 12.2 Support Resources	
6.8 Switching Characteristics (Translating Up),	12.3 Trademarks	
V <sub>GATE</sub> = 3.3 V	7 12.4 Electrostatic Discharge Caution	22
6.9 Switching Characteristics (Translating Up),	12.5 Glossary	
V <sub>GATE</sub> = 2.5 V	7 13 Mechanical, Packaging, and Orderable	
NOTE: Page numbers for previous revisions may on Changes from Revision D (April 2021) to Revisi		Page
Bias Circuitry, Mixed-Mode Voltage Translation, < Vref_A + 0.8 V sections	n, Output Enable, Wettable Flanks, Up and Down Tran , Single Supply Translation, and Voltage Translation for	slation, r Vref_B 1
Bias Circuitry, Mixed-Mode Voltage Translation, < Vref_A + 0.8 V sections  • Added the RKS package to the data sheet • Updated the Overview section	, Single Supply Translation, and Voltage Translation for	slation, r Vref_B 1 4
Bias Circuitry, Mixed-Mode Voltage Translation, < Vref_A + 0.8 V sections  • Added the RKS package to the data sheet  • Updated the Overview section  • Updated the Device Functional Modes section	, Single Supply Translation, and Voltage Translation for	slation, r Vref_B 1 4 9
Bias Circuitry, Mixed-Mode Voltage Translation, < Vref_A + 0.8 V sections  • Added the RKS package to the data sheet  • Updated the Overview section  • Updated the Device Functional Modes section  • Updated the Application Information section	, Single Supply Translation, and Voltage Translation for	slation, r Vref_B 1 4 9 11
Bias Circuitry, Mixed-Mode Voltage Translation, < Vref_A + 0.8 V sections  • Added the RKS package to the data sheet  • Updated the Overview section  • Updated the Device Functional Modes section  • Updated the Application Information section  • Updated the Enable, Disable, and Reference Volume	, Single Supply Translation, and Voltage Translation for	slation, r Vref_B 1 9 11 13
Bias Circuitry, Mixed-Mode Voltage Translation, < Vref_A + 0.8 V sections	, Single Supply Translation, and Voltage Translation for Coltage Guidelines section.	slation, r Vref_B1911131415
Bias Circuitry, Mixed-Mode Voltage Translation, < Vref_A + 0.8 V sections	, Single Supply Translation, and Voltage Translation for	r Vref_B14911131415 Page
Bias Circuitry, Mixed-Mode Voltage Translation, < Vref_A + 0.8 V sections	on D (April 2021) es, and cross-references throughout the document	r Vref_B14911131415 Page
Bias Circuitry, Mixed-Mode Voltage Translation, < Vref_A + 0.8 V sections	on D (April 2021) es, and cross-references throughout the document	slation, r Vref_B
Bias Circuitry, Mixed-Mode Voltage Translation, < Vref_A + 0.8 V sections	on D (April 2021) es, and cross-references throughout the document include inclusive terminology	rslation, r Vref_B
Bias Circuitry, Mixed-Mode Voltage Translation, < Vref_A + 0.8 V sections	on D (April 2021) es, and cross-references throughout the document include inclusive terminology	r Vref_B
Bias Circuitry, Mixed-Mode Voltage Translation, < Vref_A + 0.8 V sections	on D (April 2021) es, and cross-references throughout the document include inclusive terminology ion C (July 2018) on B (June 2016)	rslation, r Vref_B
Bias Circuitry, Mixed-Mode Voltage Translation, < Vref_A + 0.8 V sections	on D (April 2021) es, and cross-references throughout the document include inclusive terminology ion C (July 2018) on B (June 2016)	Slation,   Vref_B
Bias Circuitry, Mixed-Mode Voltage Translation, < Vref_A + 0.8 V sections	on D (April 2021) es, and cross-references throughout the document include inclusive terminology ion C (July 2018) on B (June 2016) on Features	r Vref_B
Bias Circuitry, Mixed-Mode Voltage Translation, < Vref_A + 0.8 V sections	on D (April 2021) es, and cross-references throughout the document include inclusive terminology ion C (July 2018) on B (June 2016)	r Vref_B1111

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated



CI	hanges from Revision * (May 2016) to Revision A (May 2016)	Page
•	Changed Product Preview to Production Data	1



# 5 Pin Configuration and Functions

All packages are on the same relative scale




Figure 5-1. PW Package, 20-Pin TSSOP (Transparent Top View)

Figure 5-2. RKS (Preview) Package, 20-Pin VQFN (Transparent Top View)

Table 5-1. Pin Functions

PIN TYPE <sup>(1)</sup>		TVDE(1)	DESCRIPTION
NAME	NO.	ITPE	DESCRIPTION
A1	3	I/O	Data port
A2	4	I/O	Data port
A3	5	I/O	Data port
A4	6	I/O	Data port
A5	7	I/O	Data port
A6	8	I/O	Data port
A7	9	I/O	Data port
A8	10	I/O	Data port
B1	18	I/O	Data port
B2	17	I/O	Data port
В3	16	I/O	Data port
B4	15	I/O	Data port
B5	14	I/O	Data port
B6	13	I/O	Data port
B7	12	I/O	Data port
B8	11	I/O	Data port
EN	20	I	Switch enable input; connect to Vref_B and pull-up through a high resistor (200 kΩ).
GND	1	_	Ground
Vref_A	2	_	Reference supply voltage A. For more information, see <i>Application and Implementation</i> section.
Vref_B	19	_	Reference supply voltage B. For more information, see <i>Application and Implementation</i> section.

(1) I = input, O = output



# 6 Specifications

# **6.1 Absolute Maximum Ratings**

over operating free-air temperature (unless otherwise noted)(1)

			MIN	MAX	UNIT
VI	Input voltage <sup>(2)</sup>		-0.5	7	V
V <sub>I/O</sub>	Input/output voltage <sup>(2)</sup>				
	Continuous channel current			128	mA
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		-50	mA
TJ	Max Junction temperature			150	°C
T <sub>stg</sub>	Storage temperature		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# 6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub>	Liectiostatic discriarge	Charged-device model (CDM), per AEC Q100-011	±1000	

<sup>(1)</sup> AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

# **6.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V <sub>I/O</sub>	Input/output voltage	0	5	V
V <sub>ref_A/B/EN</sub>	Reference voltage	0	5	V
I <sub>PASS</sub>	Pass transistor current		64	mA
T <sub>A</sub>	Operating free-air temperature	-40	125	°C

#### 6.4 Thermal Information

		LSF01		
	THERMAL METRIC <sup>(1)</sup>	PW (TSSOP)	WRKS (VQFN)	UNIT
		20 PINS	20 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	110.7	TBD	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	45.4	TBD	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	62.6	TBD	°C/W
ΨЈТ	Junction-to-top characterization parameter	6.6	TBD	°C/W
ΨЈВ	Junction-to-board characterization parameter	61.9	TBD	°C/W
R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	n/a	TBD	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

<sup>(2)</sup> The input and input/output negative-voltage ratings may be exceeded if the input and input/output clamp-current ratings are observed.



#### 6.5 Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TE	ST CONDITIONS	MIN	TYP <sup>(1)</sup>	MAX	UNIT
V <sub>IK</sub>	$I_1 = -18 \text{ mA},$	V <sub>EN</sub> = 0				-1.2	V
I <sub>IH</sub>	V <sub>I</sub> = 5 V	V <sub>EN</sub> = 0				5	μA
I <sub>CC</sub>	$V_{ref\_B} = V_{EN} = 5$	$V_{\text{ref}\_B} = V_{\text{EN}} = 5.5 \text{ V}, V_{\text{ref}\_A} = 4.5 \text{ V}, I_{\text{O}} = 0, V_{\text{I}} = V_{\text{CC}} \text{ or GND}$					μA
C <sub>I(ref_A/B/EN)</sub>	V <sub>I</sub> = 3 V or 0	•					pF
C <sub>io(off)</sub>	V <sub>O</sub> = 3 V or 0,	V <sub>EN</sub> = 0			4	6	pF
C <sub>io(on)</sub>	V <sub>O</sub> = 3 V or 0,	V <sub>EN</sub> = 3 V			10.5	12.5	pF
			V <sub>ref_A</sub> = 3.3 V; V <sub>ref_B</sub> = V <sub>EN</sub> = 5 V		8		
	V <sub>1</sub> = 0,	I <sub>O</sub> = 64 mA	V <sub>ref_A</sub> = 1.8 V; V <sub>ref_B</sub> = V <sub>EN</sub> = 5 V		9		Ω
			V <sub>ref_A</sub> = 1.0 V; V <sub>ref_B</sub> = V <sub>EN</sub> = 5 V		10		
	$V_1 = 0$ ,	1 = 22 mA	V <sub>ref_A</sub> = 1.8 V; V <sub>ref_B</sub> = V <sub>EN</sub> = 5 V		10		Ω
r <sub>on</sub> <sup>(2)</sup>	V <sub>1</sub> - 0,	$I_O = 32 \text{ mA}$	$V_{ref\_A} = 2.5 \text{ V}; V_{ref\_B} = V_{EN} = 5 \text{ V}$		15		12
	V <sub>I</sub> = 1.8 V,	I <sub>O</sub> = 15 mA	V <sub>ref_A</sub> = 3.3 V; V <sub>ref_B</sub> = V <sub>EN</sub> = 5 V		9		Ω
	V <sub>I</sub> = 1.0 V,	I <sub>O</sub> = 10 mA	V <sub>ref_A</sub> = 1.8 V; V <sub>ref_B</sub> = V <sub>EN</sub> = 3.3 V		18		Ω
	V <sub>I</sub> = 0 V,	I <sub>O</sub> = 10 mA	V <sub>ref_A</sub> = 1.0 V; V <sub>ref_B</sub> = V <sub>EN</sub> = 3.3 V		20		Ω
	V <sub>I</sub> = 0 V,	I <sub>O</sub> = 10 mA	V <sub>ref_A</sub> = 1.0 V; V <sub>ref_B</sub> = V <sub>EN</sub> = 1.8 V		30		Ω

<sup>(1)</sup> All typical values are at T<sub>A</sub> = 25°C.

# 6.6 Switching Characteristics (Translating Down), $V_{GATE} = 3.3 \text{ V}$

over recommended operating free-air temperature range,  $V_{GATE} = 3.3 \text{ V}$ ,  $V_{IH} = 3.3 \text{ V}$ ,  $V_{IL} = 0$ , and  $V_{M} = 1.15 \text{ V}$  (unless otherwise noted) (see Figure 7-1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	C <sub>L</sub> = 50	pF	C <sub>L</sub> = 30	pF	C <sub>L</sub> = 15	pF	UNIT
PARAMETER	PROW (INPOT)	10 (001701)	TYP	MAX	TYP	MAX	TYP	MAX	ONII
t <sub>PLH</sub>	A or B	B or A	1.9		1.4		0.75		ns
t <sub>PHL</sub>	AOID		2		1.5		0.85		115

# 6.7 Switching Characteristics (Translating Down), V<sub>GATE</sub> = 2.5 V

over recommended operating free-air temperature range,  $V_{GATE}$  = 2.5 V,  $V_{IH}$  = 2.5 V,  $V_{IL}$  = 0, and  $V_{M}$  = 0.75 V (unless otherwise noted) (see Figure 7-1)

PARAMETER	FROM (INPUT)	то (оитрит)	C <sub>L</sub> = 50	pF	C <sub>L</sub> = 30	pF	C <sub>L</sub> = 15	pF	UNIT
			TYP	MAX	TYP	MAX	TYP	MAX	UNII
t <sub>PLH</sub>	A or B B or A	2		1.45		0.8		no	
t <sub>PHL</sub>	AUID	B or A	2.1		1.55		0.9		ns

Product Folder Links: LSF0108-Q1

<sup>(2)</sup> Measured by the voltage drop between the A and B pins at the indicated current through the switch. On-state resistance is determined by the lowest voltage of the two (A or B) pins.



# 6.8 Switching Characteristics (Translating Up), $V_{GATE} = 3.3 \text{ V}$

over recommended operating free-air temperature range,  $V_{GATE}$  = 3.3 V,  $V_{IH}$  = 2.3 V,  $V_{IL}$  = 0,  $V_{T}$  = 3.3 V,  $V_{M}$  = 1.15 V and  $R_{L}$  = 300 (unless otherwise noted) (see Figure 7-1)

PARAMETER	EDOM (INDUIT)	TO (OUTBUT)	C <sub>L</sub> = 50	pF	C <sub>L</sub> = 30	pF	C <sub>L</sub> = 15	pF	UNIT
PARAMETER	FROM (INPUT)	TO (OUTPUT)	TYP	MAX	TYP	MAX	TYP	MAX	UNII
t <sub>PLH</sub>	A or B	B or A	2.1		1.55		0.9		ne
t <sub>PHL</sub>	AOIB		2.2		1.65		1		ns

# 6.9 Switching Characteristics (Translating Up), V<sub>GATE</sub> = 2.5 V

over recommended operating free-air temperature range,  $V_{GATE}$  = 2.5 V,  $V_{IH}$  = 1.5 V,  $V_{IL}$  = 0,  $V_{T}$  = 2.5 V,  $V_{M}$  = 0.75 V and  $R_{L}$  = 300 (unless otherwise noted) (see Figure 7-1)

PARAMETER	EDOM (INDIT) TO (OUTDIT		FROM (INPUT) TO (OUTPUT)		C <sub>L</sub> = 50	C <sub>L</sub> = 50 pF		C <sub>L</sub> = 30 pF		C <sub>L</sub> = 15 pF	
PARAMETER	PROW (INPUT)	10 (001701)	TYP	MAX	TYP	MAX	TYP	MAX	UNIT		
t <sub>PLH</sub>	A or B	P or A	1.8		1.35		0.8		no		
t <sub>PHL</sub>	AOIB	B or A	1.9		1.45		0.9		ns		

# **6.10 Typical Characteristics**





Figure 6-1. Signal Integrity (1.8 to 3.3 V Translation Up at 50 MHz)

C005



# 7 Parameter Measurement Information



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_{O} = 50 \Omega$ ,  $t_{f} \leq$  2 ns,  $t_{f} \leq$  2 ns.

C. The outputs are measured one at a time, with one transition per measurement.

Figure 7-1. Load Circuit for Outputs

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated




# **8 Detailed Description**

# 8.1 Overview

The LSF0108-Q1 can be used in level-translation applications for interfacing devices or systems operating at different supply voltages. The LSF0108-Q1 is ideal for use in applications where an open-drain driver is connected to the data I/Os. LSF0108-Q1 can achieve 100 MHz with appropriate pull-up resistors and layout. The LSF0108-Q1 may also be used in applications where a push-pull driver is connected to the data I/Os. For an overview of device setup and operation, see *The Logic Minute* training series on *Understanding the LSF Family of Bidirectional, Multi-Voltage Level Translators*.

# 8.2 Functional Block Diagram



#### 8.3 Feature Description

#### 8.3.1 Auto Bidirectional Voltage Translation

All devices in the LSF family are auto bidirectional voltage level translators that are operational from 0.95 V to 4.5 V on the Vref\_A supply and from 1.8 V to 5.5 V on the Vref\_B supply. This allows bidirectional voltage translation between 0.95 V and 5.5 V without the need for a direction pin in open-drain or push-pull applications. The LSF family supports level translation applications with transmission speeds greater than 100 Mbps for open-drain systems using a 30-pF capacitance and 250- $\Omega$  pullup resistor. Both the output driver of the controller and the peripheral device output can be push-pull or open-drain (pull-up resistors may be required). During operation of the device, the B-side is often referred to as the high side while the A-side is referred to as the low side.

### 8.3.2 Output Enable

To enable the I/O pins, the EN input should be tied directly to Vref\_B during operation and both pins must be pulled up to the HIGH side (Vpu or VCCB) through a pull-up resistor (typically 200 k $\Omega$ ). To ensure the high impedance state during power-up, power-down, or during operation, the EN pin must be LOW. The EN pin should always be tied directly to the Vref\_B pin and is recommended to be disabled by an open-drain driver without a pullup resistor. This allows Vref\_B to regulate the EN input and bias the channels for proper translation. A filter capacitor on Vref\_B is recommended for a stable supply at the device.




Figure 8-1. EN Pin Tied to Vref\_B Directly and to VCCB Through a Pull-Up Resistor

The supply voltage of open drain I/O devices can be completely different from the supplies used for the LSF and has no impact on the operation. For additional details on how to use the enable pin, see the *Using the Enable Pin with the LSF Family video*.

**Table 8-1. EN Pin Function Table** 

INPUT EN <sup>(1)</sup> PIN	Data Port State
Tied directly to Vref_B	An = Bn
L	Hi-Z


EN is controlled by V<sub>ref B</sub> logic levels.

#### 8.3.3 Wettable Flanks

This device includes wettable flanks for at least one package. See the Features section on the front page of the data sheet for which packages include this feature.

Wettable flanks help improve side wetting after soldering which makes QFN packages easier to inspect with automatic optical inspection (AOI). A wettable flank can be dimpled or step-cut to provide additional surface area for solder adhesion which assists in reliably creating a side fillet as shown in the figure. Please see the mechanical drawing for additional details.

Figure 8-2. Simplified Cutaway View of Wettable-Flank QFN Package and Standard QFN Package After Soldering



#### 8.4 Device Functional Modes

For each channel (n), when either the An or Bn port is LOW, the switch provides a low impedance path between the An and Bn ports; the corresponding Bn or An port will be pulled LOW. The low R<sub>ON</sub> of the switch allows connections to be made with minimal propagation delay and signal distortion.

Table 8-1 provides a summary of device operation. For additional details on the functional operation of the LSF family of devices, see the *Down Translation with the LSF Family* and *Up Translation with the LSF Family* videos.

**Table 8-2. Device Functionality** 

Signal Direction <sup>(1)</sup>	Input State	Switch State	Functionality
B to A (Down Translation)	B = LOW	ON (Low Impedance)	A-side voltage is pulled low through the switch to the B-side voltage
B to A (Down Translation)	B = HIGH	OFF (High Impedance)	A-side voltage is clamped at Vref_A (2)
A to B (Up Translation)	A = LOW	ON (Low Impedance)	B-side voltage is pulled low through the switch to the A-side voltage
A to B (Op Translation)	A = HIGH	OFF (High Impedance)	B-side voltage is clamped at Vref_A and then pulled up to the Vpu# supply voltage

- (1) The downstream channel should not be actively driven through a low impedance driver, or else bus contention may occur.
- (2) The A-side can have a pullup to Vref\_A for additional current drive capability or may also be pulled above Vref\_A with a pullup resistor. Specifications in the *Recommended Operating Conditions* section should always be followed.

#### 8.4.1 Up and Down Translation

**Up Translation:** When the signal is driven from A to B and the An port is HIGH, the switch will be OFF and the Bn port will then be driven to a voltage higher than  $Vref_A$  by the pullup resistor that is connected to the pull-up supply voltage. This functionality allows seamless translation between the higher and lower voltages selected by the user, without the need for directional control. Pull-up resistors are always required on the high side, and pull-ups are only required on the low side if the output of the low side device is open drain or its input has a leakage greater than 1  $\mu$ A.






Figure 8-3. Up Translation Example Schematic with Push-Pull and Open Drain Configuration

Up translation with the LSF requires attention to two important factors: maximum data rate and sink current. Maximum data rate is directly related to the rising edge of the output signal. Sink current depends on supply values and the chosen pull-up resistor values. Equation 1 shows the maximum data rate formula, and Equation 2 presents the maximum sink current formula, both of which are estimations. A low RC value is needed to reach high speeds, which also require strong drivers. For estimated data rate and sink current calculations based on circuit component, see the *Up Translation with the LSF Family* video.

$$\frac{1}{3 \times 2R_{B1}C_{B1}} = \frac{1}{6R_{B1}C_{B1}} \left( \frac{bits}{second} \right) \tag{1}$$

$$I_{OL} \cong \frac{V_{CCA}}{R_{A1}} + \frac{V_{CCB}}{R_{B1}} \left( A \right) \tag{2}$$

**Down Translation:** When the signal is being driven HIGH from the Bn port to An port, the switch will be OFF, clamping the voltage on the An port to the voltage set by Vref\_A. A pull-up resistor can be added on either side of the device. There are special circumstances that allow the removal of one or both of the pull-up resistors. If the signal is always going to be down translated from a push-pull transmitter, then the resistor on the B-side can be removed. If the leakage current into the receiver on the A-side is less than 1 μA, then the resistor on the A-side can also be removed. This arrangement, with no external pull-up resistors, can be used when down translating from a push-pull output to a low-leakage input. For an open drain transmitter, the pull-up resistor on the B-side is necessary because an open drain output cannot drive high by itself. Table 9-2 lists a summary of device operation. For additional details on the functional operation of the LSF family of devices, see the *Up Translation with the LSF Family* and *Down Translation with the LSF Family* videos.

# 9 Applications and Implementation

#### **Note**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 9.1 Application Information

The LSF0108-Q1 device can perform voltage translation for open-drain or push-pull interface. Table 9-1 provides some consumer or telecom interfaces as reference to the different channel numbers that are supported by the LSF0108-Q1.

Table 9-1. Voltage Translator for Consumer or Telecom Interface

Part Name	Channel Number	Interface
LSF0108-Q1	8	GPIO, MDIO, SDIO, SVID, UART, SMBus, PMBus, I <sup>2</sup> C, and SPI

Some important reminders regarding the LSF family of devices are as follows:

- LSF devices are switch-based, not buffer-based (see the TXB family for buffer-based devices)
- Specific data rates cannot be calculated by using 1/Tpd
- VCCB/VCCA are not the same as Vref\_B or Vref\_A: VCCB refers to the B-side supply voltage supplied to the LSF device, while Vref\_B refers to the voltage at the Vref\_B pin (pin 7 of Figure 9-1) on the other side of the 200 kΩ resistor

# 9.2 Typical Application

#### 9.2.1 I<sup>2</sup>C PMBus, SMBus, GPIO




Figure 9-1. Bidirectional Translation to Multiple Voltage Levels

#### 9.2.1.1 Design Requirements

#### 9.2.1.1.1 Enable, Disable, and Reference Voltage Guidelines

As shown in Figure 9-1, the A1 and A2 channels have a maximum output voltage equal to Vref\_A, and the B1 and B2 channels have a maximum output voltage equal to Vpu when Vref\_B is connected through a 200-k $\Omega$  resistor to a 3.3-V Vpu power supply and Vref\_A is set 1.8 V.

The LSF0108-Q1 has an EN input that is used to disable the device by setting EN LOW, which places all I/Os in the high-impedance state. The power consumption is very low because LSF0108-Q1 is a switch-type voltage translator. It is recommended to always enable LSF0108-Q1 for bidirectional application (I<sup>2</sup>C, SMBus, PMBus, or MDIO).

Table 9-2.	Application (	Operating	Condition
------------	---------------	-----------	-----------

	PARAMETER	MIN	TYP MAX	UNIT
Vref_A <sup>(1)</sup>	reference voltage (A)	0.95	4.5	V
Vref_B	reference voltage (B)	Vref_A + 0.8	5.5	V
V <sub>I(EN)</sub>	input voltage on EN pin	Vref_A + 0.8	5.5	V
Vpu	pull-up supply voltage	0	Vref_B	V

(1) Vref\_A have to be the lowest voltage level across all of inputs and outputs.

Note

The 200 k $\Omega$ , pull-up resistor is required to allow Vref\_B to regulate the EN input.

A filter capacitor on Vref\_B is recommended. Also Vref\_B and  $V_{I(EN)}$  are recommended to be at 1.0 V higher than Vref\_A for best signal integrity.

#### 9.2.1.1.2 Bias Circuitry

For proper operation, VCCA must always be at least 0.8 V less than VCCB (VCCA + 0.8  $\leq$  VCCB). The 200 k $\Omega$  pull-up resistor is required to allow Vref\_B to regulate the EN input and properly bias the device for translation. A 0.1  $\mu$ F capacitor is recommended for providing a path from Vref\_B to ground for high frequency noise. Vref\_B and VI (EN) are recommended to be 1.0 V higher than Vref\_A for best signal integrity.

Attempting to drive the EN pin directly with a push-pull output device is a very common design error with the LSF01 series of devices. It is also very important to note that current does flow into the A-side voltage supply during normal operation. Not all voltage sources can sink current, so be sure that applicable designs can handle this current. For more design details, see the *Understanding the Bias Circuit for the LSF Family* video.




Figure 9-2. Bias Circuitry Inside the LSF0108-Q1 Devices

Product Folder Links: LSF0108-Q1

#### 9.2.1.2 Detailed Design Procedure

#### 9.2.1.2.1 Bidirectional Translation

For the bidirectional clamping configuration (higher voltage to lower voltage or lower voltage to higher voltage), the EN input must be connected to Vref B and both pins pulled to HIGH side Vpu through a pull-up resistor (typically 200 kΩ). This allows Vref B to regulate the EN input. A filter capacitor on Vref B is recommended. The controller output driver can be push-pull or open-drain (pull-up resistors may be required) and the peripheral device output can be push-pull or open-drain (pull-up resistors are required to pull the Bn outputs to Vpu).

If either output is push-pull, then data must be unidirectional or the outputs must be tri-state and be controlled by some direction-control mechanism to prevent HIGH-to-LOW contentions in either direction. If both outputs are open-drain, then no direction control is needed.

Figure 9-1 shows how the reference supply voltage (Vref A) is connected to the processor core power supply voltage. When Vref B is connected through a 200 k $\Omega$  resistor to a 3.3 V Vpu power supply, and Vref A is set 1 V. The output of A3 and B4 has a maximum output voltage equal to Vref A, and the bidirectional interface (Ch1/2, MDIO) has a maximum output voltage equal to Vpu.

#### 9.2.1.2.2 Pull-Up Resistor Sizing

The pull-up resistor value needs to limit the current through the pass transistor when it is in the ON state to about 15 mA. This ensures a voltage drop of 260 mV to 350 mV to have a valid LOW signal on the downstream channel. If the current through the pass transistor is higher than 15 mA, the voltage drop is also higher in the ON state. To set the current through each pass transistor at 15 mA, calculate the pull-up resistor value using the following equation:

$$Rpu = \frac{(Vpu - 0.35 V)}{0.015 A}$$
 (3)

Table 9-3 summarizes resistor values, reference voltages, and currents at 8 mA, 5 mA, and 3 mA. The resistor value shown in the +10% column (or a larger value) should be used to ensure that the voltage drop across the transistor is 350 mV or less. The external driver must be able to sink the total current from the resistors on both sides of the LSF family device at 0.175 V, although the 15 mA applies only to current flowing through the LSF family device. The device driving the low state at 0.175 V must sink current from one or more of the pull-up resistors and maintain VOL. A decrease in resistance will increase current, and thus result in increased VOL.

Table 9-3. Pull-Up Resistor Values

V <sub>DPU</sub> <sup>(1)</sup> <sup>(2)</sup>	8 r	mA	5 r	mA	3 mA		
V DPU V / V	NOMINAL (Ω)	+10% <sup>(3)</sup> (Ω)	NOMINAL (Ω)	+10% <sup>(3)</sup> (Ω)	NOMINAL (Ω)	+10% <sup>(3)</sup> (Ω)	
5 V	581	639	930	1023	1550	1705	
3.3 V	369	406	590	649	983	1082	
2.5 V	269	296	430	473	717	788	
1.8 V	181	199	290	319	483	532	
1.5 V	144	158	230	253	383	422	
1.2 V	106	117	170	187	283	312	

- Calculated for V<sub>OL</sub> = 0.35 V
- Assumes output driver V<sub>OL</sub> = 0.175 V at stated current (2)
- +10% to compensate for V<sub>DD</sub> range and resistor tolerance

Copyright © 2022 Texas Instruments Incorporated

Submit Document Feedback

#### 9.2.1.2.3 LSF0108-Q1 Bandwidth

The maximum frequency of the LSF0108-Q1 is dependent on the application. The device can operate at speeds of >100 MHz given the correct conditions. The maximum frequency is dependent upon the loading of the application. The LSF0108-Q1 behaves like a standard switch where the bandwidth of the device is dictated by the on resistance and on capacitance of the device.

Figure 9-3 shows a bandwidth measurement of the LSF0108-Q1 using a two-port network analyzer.




Figure 9-3. 3-dB Bandwidth

The 3-dB point of the LSF0108-Q1 is  $\cong$  600 MHz; however, this measurement is an analog type of measurement. For digital applications the signal should not degrade up to the fifth harmonic of the digital signal. The frequency bandwidth should be at least five times the maximum digital clock rate. This component of the signal is very important in determining the overall shape of the digital signal. In the case of the LSF0108-Q1, a digital clock frequency of greater than 100 MHz can be achieved.

The LSF0108-Q1 does not provide any drive capability. Therefore higher frequency applications will require higher drive strength from the host side. No pull-up resistor is needed on the host side (3.3 V) if the LSF0108-Q1 is being driven by standard CMOS totem pole output driver. Ideally, it is best to minimize the trace length from the LSF0108-Q1 on the sink side (1.8 V) to minimize signal degradation.

All fast edges have an infinite spectrum of frequency components; however, there is an inflection (or knee) in the frequency spectrum of fast edges where frequency components higher than  $f_{\rm knee}$  are insignificant in determining the shape of the signal.

To calculate the maximum practical frequency component, or the knee frequency ( $f_{knee}$ ), use Equation 4 and Equation 5:

$$f_{knee} = \frac{0.5}{RT (10 - 80\%)} \tag{4}$$


$$f_{knee} = \frac{0.4}{RT(20 - 80\%)} \tag{5}$$

For signals with rise time characteristics based on 10% to 90% thresholds,  $f_{knee}$  is equal to 0.5 divided by the rise time of the signal. For signals with rise time characteristics based on 20% to 80% thresholds, which is very common in many of today's device specifications,  $f_{knee}$  is equal to 0.4 divided by the rise time of the signal.

Some guidelines to follow that will help maximize the performance of the device:

- Keep trace length to a minimum by placing the LSF0108-Q1 close to the I<sup>2</sup>C output of the processor.
- The trace length should be less than half the time of flight to reduce ringing and line reflections or nonmonotonic behavior in the switching region.
- To reduce overshoots, a pull-up resistor can be added on the 1.8 V side; be aware that a slower fall time is to be expected.

### 9.2.1.3 Application Curves



#### 9.2.2 Mixed-Mode Voltage Translation

The supply voltage (V<sub>pu#</sub>) for each channel can be individually set with a pull-up resistor. Figure 9-6 shows an example of this mixed-mode multi-voltage translation. For additional details on multi-voltage translation, see the *Multi-voltage Translation with the LSF Family* video.

With the Vref\_B pulled up to 5 V and Vref\_A connected to 1.8 V, all channels will be clamped to 1.8 V at which point a pullup can be used to define the high level voltage for a given channel.

- Push-Pull Down Translation (5 V to 1.8 V): Channel 1 is an example of this setup. When B1 is 5 V, A1 is clamped to 1.8 V, and when B1 is LOW, A1 is driven LOW through the switch.
- Push-Pull Up Translation (1.8 V to 5 V): Channel 2 is an example of this setup. When A2 is 1.8 V, the switch is high impedance and the B2 channel is pulled up to 5 V. When A2 is LOW, B2 is driven LOW through the switch
- Push-Pull Down Translation (3.3 V to 1.8 V): Channels 3 and 4 are examples of this setup. When either B3 or B4 are driven to 3.3 V, A3 or A4 are clamped to 1.8 V, and when either B3 or B4 are LOW, A3 or A4 are driven LOW through the switch.
- Open-Drain Bidirectional Translation (3.3 V ↔ 1.8 V): Channels 5 through 8 are examples of this setup. These channels are for bidirectional operation for I<sup>2</sup>C and MDIO to translate between 1.8 V and 3.3 V with open-drain drivers.






Figure 9-6. Multi-Voltage Translation with the LSF0108-Q1

#### 9.2.2.1 Single Supply Translation

Sometimes, an external device will have an unknown voltage that could be above or below the desired translation voltage, preventing a normal connection of the LSF. Resistors are added on the A side in place of the second supply in this case – this is an example of when LSF single supply operation is utilized, shown in Figure 9-5. In the following figure, a single 3.3 V supply is used to translate between a 3.3 V device and a device that can change between 1.8 V and 5.0 V. R1 and R2 are added in place of the second supply. Note that due to some current coming out of the Vref\_A pin, this cannot be treated as a simple voltage divider.




Figure 9-7. Single Supply Translation with 3.3 V Supply

The steps to select the resistor values for R1 and R2 are as follows:

- 1. Select a value for R1. Typically, 1  $M\Omega$  is used to reduce current consumption.
- 2. Plug in values for your system into the the following equation. Note that Vref\_A is the lowest voltage in the system. VCCB is the primary supply and R1 is the selected value from step 1.

$$R_2 = \frac{200(10^3) \times R_1 \times V_{REFA}}{(200(10^3) + R_1)(V_{CCB} - V_{REFA}) - 0.85 \times R_1}$$
(6)

The single supply used must be at least 0.8 V larger than the lowest desired translation voltage. The voltage at Vref\_A must be selected as the lowest voltage to be used in the system. The LSF evaluation module (LSF-EVM) contains unpopulated pads to place R1 and R2 for single supply operation testing. For an example single supply translation schematic and details, see the *Single Supply Translation with the LSF Family* video.

# 9.2.2.2 Voltage Translation for Vref\_B < Vref\_A + 0.8 V

As described in Table 9-2, it is generally recommended that Vref\_B > Vref\_A + 0.8 V; however, the device can still operate in the condition where Vref\_B < Vref\_A + 0.8 V as long as additional considerations are made for the design.

**Typical Operation (Vref\_B > Vref\_A + 0.8 V):** in this scenario, pullup resistors are not required on the A-side for proper down-translation as is shown for channels 1 and 2 of Figure 9-6. The typical operating mode of the device ensures that when down translating from B to A, the A-side I/O ports will clamp at Vref\_A to provide proper voltage translation. For further explanation of device operation, see the *Down Translation with the LSF Family* video.

**Requirements for Vref\_B < Vref\_A + 0.8 V Operation:** in this scenario, there is not a large enough voltage difference between Vref\_A and Vref\_B to ensure that the A side I/O ports will be clamped at Vref\_A, but rather at a voltage approximately equal to Vref\_B - 0.8 V. For example, if Vref\_B = 1.8 V and Vref\_A = 1.2 V, the A-side I/Os will clamp to a voltage around 1.0 V. Therefore, to operate in such a condition, the following additional design considerations must be met:

- Vref\_B must be greater than Vref\_A during operation (Vref\_B > Vref\_A)
- Pullup resistors should be populated on A-side I/O ports to ensure the line will be fully pulled up to the desired voltage

Figure 9-8 shows an example of this setup, where 1.2 V  $\leftrightarrow$  1.8 V translation is achieved with the LSF0108-Q1. This type of setup also applies for other voltage nodes such as 1.8 V  $\leftrightarrow$  2.5 V, 1.05 V  $\leftrightarrow$  1.5 V, and others as long as the *Recommended Operating Conditions* table is followed.




Figure 9-8. 1.2 V to 1.8 V Level Translation with LSF0108-Q1

# 10 Power Supply Recommendations

There are no power sequence requirements for the LSF0108-Q1. For enable and reference voltage guidelines, refer to Section 9.2.1.1.1.

# 11 Layout

#### 11.1 Layout Guidelines

Because the LSF0108-Q1 is a switch-type level translator, the signal integrity is highly related with a pull-up resistor and PCB capacitance condition.

- Short signal trace as possible to reduce capacitance and minimize stub from pull-up resistor.
- · Place LSF close to high voltage side.
- Select the appropriate pull-up resistor that applies to translation levels and driving capability of transmitter.

# 11.2 Layout Example

LSF0108-Q1




Figure 11-1. Short Trace Layout



Figure 11-2. Device Placement




Figure 11-3. Waveform From TP1 (Pull-Up Resistor: 160-Ω and 50-pF Capacitance 3.3 V to 1.8 V at 100 MHz)




Figure 11-4. Waveform From TP2 (Pull-Up Resistor: 160-Ω and 50-pF Capacitance 1.8 V to 3.3 V at 100 MHz)

# 12 Device and Documentation Support

# 12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 12.2 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 12.3 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

# 12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

# 12.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

# 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most-current data available for the designated device. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, see the left-hand navigation pane.

Product Folder Links: LSF0108-Q1

www.ti.com 2-Dec-2022

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
LSF0108QPWRQ1	ACTIVE	TSSOP	PW	20	2000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	LSF0108Q	Samples
PLSF0108QWRKSRQ1	ACTIVE	VQFN	RKS	20	3000	TBD	Call TI	Call TI	-40 to 125		Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead finish/Ball material Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE OPTION ADDENDUM**

www.ti.com 2-Dec-2022

#### OTHER QUALIFIED VERSIONS OF LSF0108-Q1:

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 14-Sep-2022

# TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LSF0108QPWRQ1	TSSOP	PW	20	2000	330.0	16.4	6.95	7.1	1.6	8.0	16.0	Q1

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 14-Sep-2022



#### \*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
I	LSF0108QPWRQ1	TSSOP	PW	20	2000	364.0	364.0	27.0



SMALL OUTLINE PACKAGE



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



# PW (R-PDSO-G20)

# PLASTIC SMALL OUTLINE



NOTES:

- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



2.5 x 4.5, 0.5 mm pitch


PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PLASTIC QUAD FLATPACK - NO LEAD




#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



# IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated