

 $\overline{\mathbf{R}}$  Now



ZHCSIE3B –JUNE 2018–REVISED MAY 2019

# **LMZM33606 3.5V** 至 **36V** 输入、**1V** 至 **20V** 输出、**6A** 电源模块

**Technical [Documents](http://www.ti.com.cn/product/cn/LMZM33606?dcmp=dsproject&hqs=td&#doctype2)** 

## <span id="page-0-0"></span>**1** 特性

- 较小的总体解决方案尺寸: <  $250$ mm<sup>2</sup> – 所需的外部组件数低至 4 个
	- 16mm  $\times$  10mm  $\times$  4mm QFN 封装
- 支持 5V、12V、24V、28V 输入电源轨
	- 1V 至 20V 输出电压范围
	- 引脚与 4A LMZM33604 兼容
- 符合 EN55011 辐射发射标准
- 可配置为负输出电压
- 用于实现 设计灵活性的 可调节功能
- 开关频率(350kHz 至 2.2MHz)
	- 可与外部时钟保持同步
- <span id="page-0-2"></span>– 可选自动模式或 FPWM 模式
	- 自动:提升轻负载下的效率
	- FPWM:在整个负载上具有固定频率
- 可调软启动和跟踪输入
- 精密使能功能,用于对系统 UVLO 进行编程
- 保护 特性
	- 断续模式电流限制
	- 过热保护
	- 电源正常输出
- 可在恶劣环境中运行
	- 在 85°C 且无气流的情况下具有高达 50W 的输 出功率
	- 工作结温范围:–40°C 至 +125°C
	- 工作环境温度范围:–40°C 至 +105°C
	- 通过了 Mil-STD-883D 冲击和振动测试

# <span id="page-0-1"></span>**2** 应用

- 工业、医疗和测试设备
- 通用宽输入电压稳压
- [反相输出](http://www.ti.com/cn/lit/pdf/SNVA835) 应用



# **3** 说明

Tools & **[Software](http://www.ti.com.cn/product/cn/LMZM33606?dcmp=dsproject&hqs=sw&#desKit)** 

LMZM33606 电源模块是一款易于使用的集成式电源解 决方案,它在一个低厚度的封装内整合了一个带有功率 MOSFET 的 6A 直流/直流转换器、一个屏蔽式电感器 和多个无源器件。此电源解决方案仅需四个外部组件, 并且省去了设计流程中的环路补偿和电感器元件选择过 程。

Support & **[Community](http://www.ti.com.cn/product/cn/LMZM33606?dcmp=dsproject&hqs=support&#community)** 

 $22$ 

该器件采用 16mm x 10mm x 4mm、41 引脚 QFN 封 装,可轻松焊接到印刷电路板上,并可实现紧凑的低厚 度负载点设计。LMZM33606 的全套功能包括电源正常 指示、可调节软启动、跟踪、同步、可编程 UVLO、 预偏置启动、可选自动或 FPWM 模式以及过流和过热 保护。可针对反相应用将 LMZM33606 [配置为负输出](http://www.ti.com/cn/lit/pdf/SNVA835) [电压](http://www.ti.com/cn/lit/pdf/SNVA835)。







### 典型效率(自动模式)





版权 © 2018–2019, Texas Instruments Incorporated

# 目录





# <span id="page-1-0"></span>**4** 修订历史记录

注:之前版本的页码可能与当前版本有所不同。







# <span id="page-2-0"></span>**5 Pin Configuration and Functions**



**[LMZM33606](http://www.ti.com.cn/product/cn/lmzm33606?qgpn=lmzm33606)** ZHCSIE3B –JUNE 2018–REVISED MAY 2019 **[www.ti.com.cn](http://www.ti.com.cn)**

Texas<br>Instruments

Lia.







## **[LMZM33606](http://www.ti.com.cn/product/cn/lmzm33606?qgpn=lmzm33606) [www.ti.com.cn](http://www.ti.com.cn)** ZHCSIE3B –JUNE 2018–REVISED MAY 2019

# <span id="page-4-0"></span>**6 Specifications**

## <span id="page-4-1"></span>**6.1 Absolute Maximum Ratings**

Over operating ambient temperature range (unless otherwise noted)<sup>(1)</sup>



(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under the recommended operating conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The ambient temperature is the air temperature of the surrounding environment. The junction temperature is the temperature of the internal power IC when the device is powered. Operating below the maximum ambient temperature, as shown in the safe operating area (SOA) curves in the typical characteristics sections, ensures that the maximum junction temperature of any component inside the module is never exceeded.

# <span id="page-4-2"></span>**6.2 ESD Ratings**



(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

 $(2)$  JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



## <span id="page-5-0"></span>**6.3 Recommended Operating Conditions**

Over operating ambient temperature range (unless otherwise noted)



(1) For output voltages  $\leq$  5 V, the recommended minimum V<sub>IN</sub> is 3.5 V or (VOUT + 1 V), whichever is greater. For output voltages > 5 V, the recommended minimum V<sub>IN</sub> is (1.1 x VOUT). See *Voltage [Dropout](#page-24-0)* for more information.

(2) A minimum of 20 µF ceramic input capacitance is required for proper operation. An additional 100 µF of bulk capacitance is recommended for applications with transient load requirements. (see *Input [Capacitor](#page-16-0) Selection* ).

(3) The minimum amount of required output capacitance varies depending on the output voltage (see *Output [Capacitor](#page-16-1) Selection* ).

### <span id="page-5-1"></span>**6.4 Thermal Information**



(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, [SPRA953.](http://www.ti.com/cn/lit/pdf/spra953)

(2) The junction-to-ambient thermal resistance,  $R_{0,\text{IA}}$ , applies to devices soldered directly to a 75 mm x 75 mm double-sided PCB with 2 oz. copper and natural convection cooling. Additional airflow reduces  $\mathsf{R}_{\theta\mathsf{JA}}$ .

(3) The junction-to-top board characterization parameter,  $\psi_{\rm JT}$ , estimates the junction temperature, T<sub>J</sub>, of a device in a real system, using a procedure described in JESD51-2A (section 6 and 7). T $_{\rm J}$  =  $_{\rm {WJT}}$  × Pdis + T<sub>T</sub>; where Pdis is the power dissipated in the device and T<sub>T</sub> is the temperature of the top of the device.

(4) The junction-to-board characterization parameter,  $\psi_{\rm JB}$ , estimates the junction temperature, T<sub>J</sub>, of a device in a real system, using a procedure described in JESD51-2A (sections 6 and 7).  $T_J = \psi_{JB} \times$  Pdis + T<sub>B</sub>; where Pdis is the power dissipated in the device and T<sub>B</sub> is the temperature of the board 1mm from the device.



### <span id="page-6-0"></span>**6.5 Electrical Characteristics**

Limits apply over T<sub>A</sub> = –40°C to +105°C, V<sub>IN</sub> = 24 V, V<sub>OUT</sub> = 5 V, I<sub>OUT</sub> = I<sub>OUT</sub> maximum, f<sub>sw</sub> = 500 kHz, FPWM mode (unless otherwise noted); C<sub>IN1</sub> = 3x 10 µF, 50-V, 1210 ceramic; C<sub>IN2</sub> = 2x 4.7 µF, 50-V, 1210 ceramic; C<sub>OUT</sub> = 6x 22 µF, 25-V, 1210 ceramic. Minimum and maximum limits are specified through production test or by design. Typical values represent the most likely parametric norm and are provided for reference only.



(1) For output voltages  $\leq$  5 V, the recommended minimum V<sub>IN</sub> is 3.5 V or (V<sub>OUT</sub> + 1 V), whichever is greater. For output voltages > 5 V, the recommended minimum V<sub>IN</sub> is (1.1 × V<sub>OUT</sub>). See *Voltage [Dropout](#page-24-0)* for more information.

(2) The overall output voltage tolerance will be affected by the tolerance of the external  $R_{FBT}$  and  $R_{FBB}$  resistors.

ZHCSIE3B –JUNE 2018–REVISED MAY 2019 **[www.ti.com.cn](http://www.ti.com.cn)**

# <span id="page-7-0"></span>**6.6 Switching Characteristics**

Limits apply over  $T_A = -40^{\circ}$ C to +105°C, V<sub>IN</sub> = 24 V, V<sub>OUT</sub> = 5 V, FPWM mode (unless otherwise noted); Minimum and maximum limits are specified through production test or by design. Typical values represent the most likely parametric norm, and are provided for reference only.





# <span id="page-8-0"></span>**6.7 Typical Characteristics (V<sub>IN</sub> = 12 V)**



# **Typical Characteristics (VIN = 12 V) (**接下页**)**





# <span id="page-10-0"></span>**6.8 Typical Characteristics (V<sub>IN</sub> = 24 V)**



# **Typical Characteristics (VIN = 24 V) (**接下页**)**





# <span id="page-12-0"></span>**6.9 Typical Characteristics (V<sub>IN</sub> = 36 V)**



# **Typical Characteristics (VIN = 36 V) (**接下页**)**





# <span id="page-14-0"></span>**7 Detailed Description**

## <span id="page-14-1"></span>**7.1 Overview**

The LMZM33606 is a full-featured 36-V input, 6-A, synchronous step-down converter with controller, MOSFETs, shielded inductor, and control circuitry integrated into a low-profile, overmolded package. The device integration enables small designs, while providing the ability to adjust key parameters to meet specific design requirements. The LMZM33606 provides an output voltage range of 1 V to 20 V. An external resistor divider is used to adjust the output voltage to the desired value. The switching frequency can also be adjusted, by either an external resistor or a sync signal, which allows the LMZM33606 to optimize efficiency for a wide variety of input and output voltage conditions. The device provides accurate voltage regulation over a wide load range by using a precision internal voltage reference. The EN pin can be pulled low to put the device into standby mode to reduce input quiescent current. The system undervoltage lockout can be adjusted using a resistor divider on the EN pin. A power-good signal is provided to indicate when the output is within its nominal voltage range. Thermal shutdown and current limit features protect the device during an overload condition. A 41-pin, QFN package that includes exposed bottom pads provides a thermally enhanced solution for space-constrained applications.

# <span id="page-14-2"></span>**7.2 Functional Block Diagram**



Copyright © 2018, Texas Instruments Incorporated



#### <span id="page-15-0"></span>**7.3 Feature Description**

#### **7.3.1 Adjusting the Output Voltage**

A resistor divider connected to the FB pin (pin 15) programs the output voltage of the LMZM33606. The output voltage adjustment range is from 1 V to 20 V. 图 [31](#page-15-1) shows the feedback resistor connection for setting the output voltage. The recommended value of R<sub>FBB</sub> is 10 kΩ. The value for R<sub>FBT</sub> can be calculated using [公式](#page-15-2) 1.

<span id="page-15-2"></span> $\frac{1}{3}$  1 lists the standard external R<sub>FBT</sub> values for several standard output voltages along with the recommended switching frequency (F<sub>SW</sub>) and the frequency setting resistor (R<sub>RT</sub>) for each of the output voltages listed. (See *Voltage [Dropout](#page-24-0)* for the allowable output voltage as a function of input voltage.)

$$
R_{FBT} = 10 \times \left(V_{OUT} \cdot V_{FB}\right) \, (\text{k}\Omega)
$$

where

•  $V_{FB}$  (typical) = 1.006 V (1)





#### 表 **1. Standard Component Values**

<span id="page-15-3"></span><span id="page-15-1"></span>

(1)  $R_{FBB} = 10 kΩ$ .

#### <span id="page-16-0"></span>**7.3.2 Input Capacitor Selection**

The LMZM33606 requires a minimum of 20 µF of ceramic type input capacitance. Use only high-quality ceramic type X5R or X7R capacitors with sufficient voltage rating. TI recommends an additional 33 µF of non-ceramic capacitance for applications with transient load requirements. The voltage rating of input capacitors must be greater than the maximum input voltage. To compensate for the derating of ceramic capacitors, TI recommends a voltage rating of twice the maximum input voltage or placing multiple capacitors in parallel. At worst case, when

<span id="page-16-2"></span>

#### 表 **2. Recommended Input Capacitors(1)**

operating at 50% duty cycle and maximum load, the combined ripple current rating of the input capacitors must

be at least 3 A<sub>RMS</sub>.  $\frac{1}{\mathcal{R}}$  2 includes a preferred list of capacitors by vendor.

(1) Consult capacitor suppliers regarding availability, material composition, RoHS and lead-free status, and manufacturing process requirements for any capacitors identified in this table.

Specified capacitance values.

(3) Maximum ESR at 100 kHz, 25°C.

#### <span id="page-16-1"></span>**7.3.3 Output Capacitor Selection**

The minimum amount of required output capacitance for the LMZM33606 varies depending on the output voltage. [表](#page-16-3) 3 lists the minimum output capacitance for several output voltage ranges. The required output capacitance must be comprised of all ceramic capacitors.

When adding additional output capacitance, ceramic capacitors or a combination of ceramic and polymer-type capacitors can be used. The required capacitance above the minimum is determined by actual transient deviation requirements. See  $\frac{1}{3}$  4 for a preferred list of output capacitors by vendor.



<span id="page-16-3"></span>

(1) The minimum required output capacitance must be made up of ceramic type capacitors. Additional capacitance above the minimum can be either ceramic or low-ESR polymer type.

#### XAS **STRUMENTS**

<span id="page-17-0"></span>

## 表 **4. Recommended Output Capacitors(1)**

(1) Consult capacitor suppliers regarding availability, material composition, RoHS and lead-free status, and manufacturing process requirements for any capacitors identified in this table.

(2) Specified capacitance values.

(3) Maximum ESR at 100 kHz, 25°C.

#### **7.3.4 Transient Response**

<span id="page-17-1"></span> $\frac{1}{3}$  5 shows the voltage deviation for several transient conditions.



# 表 **5. Output Voltage Transient Response**

(1)  $50\%$  load step at 1 A/µs.



## **[LMZM33606](http://www.ti.com.cn/product/cn/lmzm33606?qgpn=lmzm33606) [www.ti.com.cn](http://www.ti.com.cn)** ZHCSIE3B –JUNE 2018–REVISED MAY 2019

#### **7.3.5 Feed-Forward Capacitor**

<span id="page-18-1"></span>The LMZM33606 is internally compensated to be stable over the operating range of the device. However, depending on the output voltage and amount of output capacitance, a feed-forward capacitor,  $C_{FF}$ , may be added for optimum performance. The feed-forward capacitor should be placed in parallel with the top resistor divider, R<sub>FBT</sub> as shown in 图 [32](#page-18-0). The value for C<sub>FF</sub> can be calculated using [公式](#page-18-1) 2. For output voltages < 1.2 V, C<sub>FF</sub> is ineffective and is not recommended.

$$
C_{FF} = 4.3 \times \frac{V_{\text{OUT}} \times C_{\text{OUT}}}{R_{FBT}} \quad (pF)
$$

where

- $C_{\text{OUT}}$  is in  $\mu$ F
- <span id="page-18-0"></span> $R_{FBT}$  is in kΩ (2)



图 **32. Feed-Forward Capacitor**



(3)

### **7.3.6 Switching Frequency (RT)**

The recommended switching frequency range of the LMZM33606 is 350 kHz to 1.2 MHz.  $\frac{1}{3}$  6 shows the allowable output voltage range for several switching frequency settings for three common input voltages. Under some operating conditions, the device can operate at higher switching frequencies (up to 2.2 MHz), however, this will reduce efficiency and thermal performance. The switching frequency can easily be set by connecting a resistor ( $R_{RT}$ ) between the RT pin and AGND. Additionally, the RT pin can be left floating, and the LMZM33606 operates at 500 kHz default switching frequency. Use  $\Delta \vec{x}$  3 to calculate the R<sub>RT</sub> value for a desired frequency or simply select from  $\frac{1}{\sqrt{6}}$  6.

<span id="page-19-2"></span>The switching frequency must be selected based on the output voltage setting of the device. See  $\frac{1}{\mathcal{R}}$  6 for R<sub>RT</sub> values and the allowable output voltage range at a given switching frequency for several common input voltages. For the most efficient solution, always select the lowest allowable frequency.

$$
R_{RT} = \frac{1}{f_{sw}(kHz) \times (2.675 \times 10^{-5}) - 0.0007}
$$
 (kΩ)

<span id="page-19-1"></span>**SWITCHING FREQUENCY (kHz) <sup>R</sup>RT RESISTOR (kΩ)**  $V_{IN} = 5 V (\pm 10\%)$   $V_{IN} = 12 V (\pm 10\%)$   $V_{IN} = 24 V (\pm 10\%)$ **VOUT RANGE (V) VOUT RANGE (V) VOUT RANGE (V) MIN MAX MIN MAX MIN MAX** 350 115 1 4 1 8.2 1 8.4 400 | 100 | 1 | 4 | 1 | 8.8 | 1 | 9.9 500 | 78.7 or open | 1 | 4 | 1 | 9.9 | 1.1 | 13.9 600 64.9 1 4 1 9.9 1.3 15.6 700 54.9 1 3.5 1 9.7 1.5 16.9 800 | 47.5 | 1 | 3.4 | 1 | 9.6 | 1.7 | 18 1000 38.3 1 3.4 1.1 9.3 2.1 20 1200 | 31.6 | 1 | 3.3 | 1.3 | 9.1 | 2.5 | 19.1 1500 | 25.5 | 1 | 2.9 | 1.8 | 8.1 | 3.2 | 18.1 1800 | 21.0 | 1.1 | 2.7 | 2.1 | 7.7 | 3.9 | 17.2 2000 19.1 1.2 2.5 2.5 7.5 4.4 16.5 2200 17.4 1.3 2.4 2.7 7.2 4.8 15.9

#### 表 **6. Switching Frequency vs Output Voltage**

### <span id="page-19-0"></span>**7.3.7 Synchronization (SYNC/MODE)**

The LMZM33606 switching frequency can also be synchronized to an external clock from 350 kHz to 2.2 MHz. Before the external clock is present, the device switches at the frequency programmed by the  $R_{RT}$  resistor. Select  $R_{RT}$  to set the frequency to be the same as the external synchronization frequency. Once the external clock is present, the device transitions to SYNC mode within 1 ms (typical) and overrides the RT mode. If the external clock is removed, the device continues to switch at the SYNC frequency for 10 µs (typ) before returning to the switching frequency set by the RT resistor, resulting in minimal disturbance to the output voltage during the transitions.

Recommendations for the external clock include a high level no lower than 2 V, low level no higher than 0.4 V, duty cycle between 10% and 90%, and both positive and negative pulse width no shorter than 80 ns.

When synchronizing to an external clock, the device operation mode is FPWM. If synchronization is not needed, connect this pin to AGND or logic high to select either Auto mode or FPWM mode. Do not leave this pin open.

The synchronization frequency must be selected based on the output voltages of the devices being synchronized. [表](#page-19-1) 6 and show the allowable frequencies for a given range of output voltages. For the most efficient solution, always select the lowest allowable frequency.



#### **[www.ti.com.cn](http://www.ti.com.cn)** ZHCSIE3B –JUNE 2018–REVISED MAY 2019

#### **7.3.8 Output Enable (EN)**

The voltage on the EN pin provides electrical ON/OFF control of the device. Once the EN pin voltage exceeds the threshold voltage, the device starts operation. If the EN pin voltage is pulled below the threshold voltage, the regulator stops switching and enters low quiescent current state.

The EN pin cannot be open circuit or floating. The simplest way to enable the operation of the LMZM33606 is to connect the EN pin to VIN directly as shown in  $\boxtimes$  [33](#page-20-0). This allows self-start-up of the LMZM33606 when VIN reaches the turn-on threshold.

<span id="page-20-0"></span>If an application requires controlling the EN pin, an external logic signal can be used to drive EN pin as shown in 图 [34](#page-20-0). Applications using an open drain/collector device to interface with this pin require a pull-up resistor to a voltage above the enable threshold.





**[LMZM33606](http://www.ti.com.cn/product/cn/lmzm33606?qgpn=lmzm33606)**

图 **33. Enabling the Device** 图 **34. Typical Enable Control**

#### **7.3.9 Programmable System UVLO (EN)**

Many applications benefit from employing an enable divider to establish a customized system UVLO. This can be used for sequencing, to satisfy a system timing requirement, or to reduce the occurrence of deep discharge of a battery power source. 图 [35](#page-20-1) shows how to use a resistor divider to set a system UVLO level. An external logic output can also be used to drive the EN pin for system sequencing.



图 **35. System UVLO**

<span id="page-20-2"></span><span id="page-20-1"></span>[表](#page-20-2) 7 lists recommended resistor values for R<sub>ENT</sub> and R<sub>ENB</sub> to adjust the system UVLO voltage. TI recommends to set the system UVLO turn-on threshold to approximately 80% to 85% of the minimum expected input voltage.

UVLO (V)	6.5	10	15	20	25		
$R_{ENT}$ (kΩ)	100	100	100	100	100		
$R_{ENB}$ (k $\Omega$ )	22.6	13.7	8.66	6.34	4.99		

表 **7. Resistor Values for Setting System UVLO**



(4)

(5)

#### <span id="page-21-0"></span>**7.3.10 Internal LDO and BIAS\_SEL**

The LMZM33606 integrates an internal LDO, generating a typical  $V_{CC}$  voltage (3.27 V) for control circuitry and MOSFET drivers. The LDO generates V<sub>CC</sub> voltage from V<sub>IN</sub> unless a sufficient bias voltage, V<sub>BIAS</sub>, is applied to BIAS\_SEL pin. The BIAS\_SEL input provides an option to supply the LDO with a lower voltage than  $V_{1N}$  to reduce the LDO power loss. The smaller the difference between the input applied to the LDO,  $V_{IN\ LDO}$ , and the LDO output voltage,  $V_{CC}$ , the more efficiently the device will perform. The amount of current supplied through the LDO will change based on operating conditions.  $\mathbb{R}$  [36](#page-21-1) demonstrates the typical LDO current, I<sub>LDO</sub>, for common input voltages over the recommended switching frequency range.



 $V_{OUT}$  = 5 V

图 **36. LDO Current vs Switching Frequency**

<span id="page-21-2"></span><span id="page-21-1"></span>The amount of power loss in the LDO can be calculated by  $\frac{1}{2}$  4.

 $P_{\text{Loss\_LDO}} = I_{\text{LDO}} \times (V_{\text{IN\_LDO}} \cdot V_{\text{CC}})$ 

For example, when the device is operating at V<sub>IN</sub> = 24 V, V<sub>OUT</sub> = 5 V, f<sub>sw</sub> = 500 kHz, BIAS\_SEL = PGND, the I<sub>LDO</sub> is typical 11 mA, therefore, the P<sub>LOSS\_LDO</sub> = 11 mA  $\times$  (24 V – 3.27 V) = 228.03 mW. For the same operating conditions with BIAS\_SEL = 5 V, the power loss is equal to 11 mA  $\times$  (5 V – 3.27 V) = 19.03 mW. The benefits of applying a bias voltage to reduce power loss are most notable in applications when  $V_{IN}$  »  $V_{CC}$  or when the device is operating at a higher switching frequency. The power savings can be calculated by  $\sqrt{\Delta x}$  5.

Power Savings = 
$$
I_{LDO} \times (V_{IN} - V_{BIAS\_SEL})
$$

<span id="page-21-3"></span>图 [37](#page-22-0) and 图 [38](#page-22-0) show efficiency plots of the LMZM33606 operating with different source voltages applied to the BIAS\_SEL pin.  $\boxtimes$  [39](#page-22-1) demonstrates the power dissipation of the device with various source voltages at BIAS SEL pin. The plots include BIAS SEL tied to a 3.3 V external bias, 5 V external bias, VOUT (5 V) and no bias voltage applied. The efficiency improvements are more significant when the device is operating at light loads because the LDO loss is a higher percentage of the total loss.



**[LMZM33606](http://www.ti.com.cn/product/cn/lmzm33606?qgpn=lmzm33606)**

**[www.ti.com.cn](http://www.ti.com.cn)** ZHCSIE3B –JUNE 2018–REVISED MAY 2019

<span id="page-22-1"></span><span id="page-22-0"></span>

### **7.3.11 Power Good (PGOOD) and Power Good Pull-Up (PGOOD\_PU)**

The LMZM33606 has a built-in power-good signal (PGOOD) that indicates whether the output voltage is within its regulation range. The PGOOD pin is an open-drain output that requires a pull-up resistor to a nominal voltage source of 15 V or less. The maximum recommended PGOOD sink current is 5 mA. A typical pull-up resistor value is between 10 kΩ and 100 kΩ.

Once the output voltage rises above 90% (typical) of the set voltage, the PGOOD pin rises to the pull-up voltage level. The PGOOD pin is pulled low when the output voltage drops lower than 90% (typical) or rises higher than 110% (typ) of the nominal set voltage.

Internal to the device, a 100-kΩ pull-up resistor is placed between the PGOOD pin and the PGOOD\_PU pin. Applying a pull-up voltage directly to the PGOOD\_PU pin, eliminates the need for an external pull-up resistor.

#### <span id="page-23-0"></span>**7.3.12 Mode Select (Auto or FPWM)**

The LMZM33606 has configurable Auto mode or FPWM mode options. To select Auto mode, connect the SYNC/MODE pin (pin 19) to AGND, or a logic signal lower than 0.3 V. To select FPWM mode, connect the SYNC/MODE pin to a bias voltage or logic signal greater than 0.6 V. When synchronizing to an external clock, the device inherently operates in FPWM mode.

In Auto mode, the device operates in discontinuous conduction mode (DCM) at light loads. In DCM, the inductor current stops flowing when it reaches 0 A. Additionally, at very light loads, the switching frequency reduces (PFM operation) to regulate the required load current, thus improving efficiency by reducing switching losses. At heavier loads, when the inductor current valley is above 0 A, the device operates in continuous conduction mode (CCM), where the switching frequency is fixed and set by the RT pin.

In forced PWM (FPWM) mode, the device operates in CCM (at a fixed frequency) regardless of load. In this mode, inductor current can go negative. At light loads, the efficiency in FPWM mode is lower than in Auto mode, due to higher conduction losses and higher switching losses. The fact that the switching frequency is fixed over the entire load range is beneficial in noise sensitive applications.

#### **7.3.13 Soft Start and Voltage Tracking**

The soft-start and tracking features control the output voltage ramp during start-up. The soft-start feature reduces inrush current during start-up and improves system performance and reliability. If the SS/TRK pin is floating, the LMZM33606 starts up following the fixed, 5-ms internal soft-start ramp. Use  $C_{SS}$  to extend soft-start time when there are a large amount of output capacitors, or the output voltage is high, or the output is heavily loaded during start-up.

<span id="page-23-1"></span>If longer soft-start time is desired, an external capacitor can be added from SS/TRK pin to AGND. There is a 2 µA (typical) internal current source,  $I_{SSC}$ , to charge the external capacitor. For a desired soft-start time tss, capacitance of C<sub>SS</sub> can be found by  $\sqrt{\Delta} \vec{x}$  6.

$$
C_{SS} = I_{SSC} \times t_{SS}
$$

where

- $C_{SS}$  = soft-start capacitor value (F)
- $I_{SSC}$  = soft-start charging current (A)
- $t_{SS}$  = desired soft-start time(s) (6)

<span id="page-23-2"></span>LMZM33606 can track an external voltage ramp applied to the SS/TRK pin, if the ramp is slower than the internal soft-start ramp. The external ramp final voltage after start-up must be greater than 1.5 V to avoid noise interfering with the reference voltage.  $\boxtimes$  [40](#page-23-2) shows how to use resistor divider to set V<sub>OUT</sub> to follow an external ramp.



#### 图 **40. Soft-Start Tracking External Ramp**



#### <span id="page-24-0"></span>**7.3.14 Voltage Dropout**

Voltage dropout is the minimum difference between the input voltage and output voltage that is required to maintain output voltage regulation while providing the rated output current.

To ensure the LMZM33606 maintains output voltage regulation at the recommended switching frequency, over the operating temperature range, the following requirements apply:

For output voltages  $\leq$  5 V, the minimum V<sub>IN</sub> is 3.5 V or (V<sub>OUT</sub> + 1 V), whichever is greater.

For output voltages  $> 5$  V, the minimum V<sub>IN</sub> is (1.1  $\times$  V<sub>OUT</sub>).

However, if fixed switching frequency operation is not required, the LMZM33606 operates in a frequency foldback mode when the dropout voltage is less than the recommendations above. Frequency foldback reduces the switching frequency to allow the output voltage to maintain regulation as input voltage decreases.  $\mathbb{8}$  [41](#page-24-1) through 图 [44](#page-24-2) show typical dropout voltage and frequency foldback curves for 5 V and 12 V outputs at T<sub>A</sub> = 25°C. (As ambient temperature increases, dropout voltage and frequency foldback occur at higher input voltages.)

<span id="page-24-2"></span><span id="page-24-1"></span>

### **[LMZM33606](http://www.ti.com.cn/product/cn/lmzm33606?qgpn=lmzm33606)**

ZHCSIE3B –JUNE 2018–REVISED MAY 2019 **[www.ti.com.cn](http://www.ti.com.cn)**



#### **7.3.15 Overcurrent Protection (OCP)**

The LMZM33606 is protected from overcurrent conditions. Hiccup mode is activated if a fault condition persists to prevent overheating. In hiccup mode, the regulator is shut down and kept off for 10 ms (typical) before the LMZM33606 tries to start again. If an overcurrent or short-circuit fault condition still exists, hiccup repeats until the fault condition is removed. Hiccup mode reduces power dissipation under severe overcurrent conditions and prevents overheating and potential damage to the device. Once the fault is removed, the module automatically recovers and returns to normal operation.

#### **7.3.16 Thermal Shutdown**

The internal thermal shutdown circuitry forces the device to stop switching if the junction temperature exceeds 160°C (typical). The device reinitiates the power-up sequence when the junction temperature drops below 135°C (typical).

#### <span id="page-25-0"></span>**7.4 Device Functional Modes**

#### **7.4.1 Active Mode**

The LMZM33606 is in active mode when VIN is above the turn-on threshold and the EN pin voltage is above the EN high threshold. The simplest way to enable the LMZM33606 is to connect the EN pin to VIN. This allows self start-up of the LMZM33606 when the input voltage is in the operation range of 3.5 V to 36 V.

#### **7.4.2 Auto Mode**

In Auto mode, the LMZM33606 operates in discontinuous conduction mode (DCM) at light loads. In DCM, the inductor current stops flowing when it reaches 0 A. Additionally, at very light loads, the switching frequency reduces (PFM operation) to regulate the required load current, thus improving efficiency by reducing switching losses. At heavier loads, when the inductor current valley is above 0 A, the device operates in continuous conduction mode (CCM), where the switching frequency is fixed and set by the RT pin.

#### **7.4.3 FPWM Mode**

In forced PWM (FPWM) mode, the LMZM33606 operates in CCM (at a fixed frequency) regardless of load. In this mode, inductor current can go negative. At light loads, the efficiency in FPWM mode is lower than in Auto mode, due to higher conduction losses and higher switching losses.

#### **7.4.4 Shutdown Mode**

The EN pin provides electrical ON and OFF control for the LMZM33606. When the EN pin voltage is below the EN low threshold, the device is in shutdown mode. In shutdown mode the standby current is 0.8  $\mu$ A typical. If V<sub>IN</sub> falls below the turn-off threshold, the output of the regulator is turned off.



# <span id="page-26-0"></span>**8 Application and Implementation**

注

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

### <span id="page-26-1"></span>**8.1 Application Information**

The LMZM33606 is a synchronous, step-down, DC/DC power module. It is used to convert a higher DC voltage to a lower DC voltage with a maximum output current of 6 A. The following design procedure can be used to select components for the LMZM33606. Alternately, the WEBENCH® software may be used to generate complete designs. When generating a design, the WEBENCH® software utilizes an iterative design procedure and accesses comprehensive databases of components. See [www.ti.com](http://www.ti.com) for more details.

### <span id="page-26-2"></span>**8.2 Typical Application**

The LMZM33606 only requires a few external components to convert from a wide input-voltage-supply range to a wide range of output voltages.  $\sqrt{3}$  [45](#page-26-3) shows a typical LMZM33606 schematic.



#### 图 **45. LMZM33606 Typical Schematic**

#### <span id="page-26-3"></span>**8.2.1 Design Requirements**

<span id="page-26-4"></span>For this design example, use the parameters listed in  $\bar{\mathcal{R}}$  8 as the input parameters and follow the design procedures in *Detailed Design [Procedure](#page-27-0)*.



#### 表 **8. Design Example Parameters**

#### <span id="page-27-0"></span>**8.2.2 Detailed Design Procedure**

### *8.2.2.1 Output Voltage Setpoint*

<span id="page-27-1"></span>The output voltage of the LMZM33606 device is externally adjustable using a resistor divider. The recommended value of R<sub>FBB</sub> is 10 kΩ. The value for R<sub>FBT</sub> can be selected from  $\frac{1}{\mathcal{B}}$  1 or calculated using the [公式](#page-27-1) 7:

$$
R_{\text{FBT}} = 10 \times \left(V_{\text{OUT}} \cdot V_{\text{FB}}\right) \text{ (k}\Omega)
$$

(7)

For the desired output voltage of 5 V, the formula yields a value of 40 kΩ. Choose the closest available value of 40.2 k $\Omega$  for R<sub>FBT</sub>.

#### *8.2.2.2 Setting the Switching Frequency*

The recommended switching frequency for a 5-V application is 500 kHz. To set the switching frequency to 500 kHz, the RT pin can be left open to operate at the default 500-kHz switching frequency.

### *8.2.2.3 Input Capacitors*

The LMZM33606 requires a minimum input capacitance of 20-µF ceramic type. High-quality ceramic type X5R or X7R capacitors with sufficient voltage rating are recommended. The voltage rating of input capacitors must be greater than the maximum input voltage.

For this design, 2x 10-µF, 50-V ceramic capacitors are selected.

#### *8.2.2.4 Output Capacitor Selection*

The LMZM33606 requires a minimum amount of output capacitance for proper operation. The minimum amount of required output varies depending on the output voltage. See  $\frac{1}{3}$  3 for the required output capacitance.

For this design example,  $2 \times 100$ -uF, 6.3-V ceramic capacitors are used.

#### *8.2.2.5 Feed-Forward Capacitor (CFF)*

For typical applications, an external feed-forward capacitor,  $C_{FF}$  is not required. Applications requiring optimum transient performance can benefit from placing a  $C_{FF}$  capacitor in parallel with the top resistor divider,  $R_{FBT}$ . The value for C<sub>FF</sub> can be calculated using [公式](#page-18-1) 2. The recommended C<sub>FF</sub> value for 5-V application is 100 pF.

#### *8.2.2.6 Application Curves*





## <span id="page-28-0"></span>**9 Power Supply Recommendations**

The LMZM33606 is designed to operate from an input voltage supply range between 3.5 V and 36 V. This input supply must be able to withstand maximum input current and maintain a stable voltage. The resistance of the input supply rail must be low enough that an input current transient does not cause a high enough drop at the LMZM33606 supply voltage that can cause a turn-off and system reset.

If the input supply is located more than a few inches from the LMZM33606 additional bulk capacitance may be required in addition to the ceramic bypass capacitors. The typical amount of bulk capacitance is a 100-µF electrolytic capacitor.

# <span id="page-28-1"></span>**10 Layout**

The performance of any switching power supply depends as much upon the layout of the PCB as the component selection. Use the following guidelines to design a PCB with the best power conversion performance, optimal thermal performance, and minimal generation of unwanted EMI.

#### <span id="page-28-2"></span>**10.1 Layout Guidelines**

To achieve optimal electrical and thermal performance, an optimized PCB layout is required. 图 [48](#page-29-1) thru 图 [51](#page-29-2), shows a typical PCB layout. Some considerations for an optimized layout are:

- Use large copper areas for power planes (VIN, VOUT, and PGND) to minimize conduction loss and thermal stress.
- **Connect all PGND pins together using copper plane or thick copper traces.**
- Connect the SW pins together using a small copper island under the device for thermal relief.
- Place ceramic input and output capacitors close to the device pins to minimize high frequency noise.
- Locate additional output capacitors between the ceramic capacitor and the load.
- Keep AGND and PGND separate from one another. AGND and PGND are connected internal to the device.
- Place  $R_{FBT}$ ,  $R_{FBB}$ ,  $R_{RT}$ , and  $C_{FF}$  as close as possible to their respective pins.
- Use multiple vias to connect the power planes to internal layers.

**[LMZM33606](http://www.ti.com.cn/product/cn/lmzm33606?qgpn=lmzm33606)**

ZHCSIE3B –JUNE 2018–REVISED MAY 2019 **[www.ti.com.cn](http://www.ti.com.cn)**

Texas **NSTRUMENTS** 

## **10.2 Layout Example**

<span id="page-29-2"></span><span id="page-29-1"></span><span id="page-29-0"></span>



(8)

#### <span id="page-30-0"></span>**10.3 Theta JA vs PCB Area**

The amount of PCB copper effects the thermal performance of the device.  $\mathbb{R}$  [52](#page-30-2) shows the effects of copper area on the junction-to-ambient thermal resistance (R<sub>θJA</sub>) of the LMZM33606. The junction-to-ambient thermal resistance is plotted for a 4-layer PCB and a 6-layer PCB with PCB area from 16 cm<sup>2</sup> to 100 cm<sup>2</sup>.

To determine the required copper area for an application:

- 1. Determine the maximum power dissipation of the device in the application by referencing the power dissipation graphs in the *Typical Characteristics* section.
- <span id="page-30-3"></span>2. Calculate the maximum  $\theta_{JA}$  using  $\Delta \vec{x}$  8 and the maximum ambient temperature of the application.

$$
\theta_{JA} = \frac{(125^{\circ}C - T_{A(max)})}{P_{D(max)}} \quad (\text{°C/W})
$$

3. Reference  $\mathbb{8}$  [52](#page-30-2) to determine the minimum required PCB area for the application conditions.



图 **52. θJA vs PCB Area**

#### <span id="page-30-2"></span><span id="page-30-1"></span>**10.4 Package Specifications**

表 **9. Package Specifications Table**

	<b>LMZM33606</b>	<b>VALUE</b>	<b>UNIT</b>
Weight		2.0	grams
Flammability	Meets UL 94 V-O		
<b>MTBF Calculated Reliability</b>	Per Bellcore TR-332, 50% stress, $T_A = 40^{\circ}$ C, ground benign	85.5	<b>MHrs</b>

**[LMZM33606](http://www.ti.com.cn/product/cn/lmzm33606?qgpn=lmzm33606)** ZHCSIE3B –JUNE 2018–REVISED MAY 2019 **[www.ti.com.cn](http://www.ti.com.cn)**



## <span id="page-31-0"></span>**10.5 EMI**

The LMZM33606 is compliant with EN55011 radiated emissions. 图 [53,](#page-31-1) 图 [54](#page-31-2), and 图 [55](#page-32-0) show typical examples of radiated emissions plots for the LMZM33606. The graphs include the plots of the antenna in the horizontal and vertical positions.

### **10.5.1 EMI Plots**

EMI plots were measured using the standard LMZM33606EVM with no input filter.



图 **53. Radiated Emissions 12-V Input, 1.2-V Output, 6-A Load**

<span id="page-31-1"></span>

<span id="page-31-2"></span>图 **54. Radiated Emissions 12-V Input, 3.3-V Output, 6-A Load**



# **EMI (**接下页**)**





<span id="page-32-0"></span>

图 **56. Radiated Emissions 24-V Input, 5-V Output, 4-A Load**

Texas **INSTRUMENTS** 

# <span id="page-33-0"></span>**11** 器件和文档支持

## <span id="page-33-1"></span>**11.1** 器件支持

#### **11.1.1** 第三方产品免责声明

TI 发布的与第三方产品或服务有关的信息,不能构成与此类产品或服务或保修的适用性有关的认可,不能构成此类 产品或服务单独或与任何 TI 产品或服务一起的表示或认可。

### <span id="page-33-2"></span>**11.2** 接收文档更新通知

要接收文档更新通知,请导航至 TI.com.cn 上的器件产品文件夹。单击右上角的通知我 进行注册,即可每周接收产 品信息更改摘要。有关更改的详细信息,请查看任何已修订文档中包含的修订历史记录。

#### <span id="page-33-3"></span>**11.3** 社区资源

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms](http://www.ti.com/corp/docs/legal/termsofuse.shtml) of [Use.](http://www.ti.com/corp/docs/legal/termsofuse.shtml)

**TI E2E™ Online [Community](http://e2e.ti.com)** *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design [Support](http://support.ti.com/)** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

### <span id="page-33-4"></span>**11.4** 商标

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

#### <span id="page-33-5"></span>**11.5** 静电放电警告

这些装置包含有限的内置 ESD 保护。 存储或装卸时, 应将导线一起截短或将装置放置于导电泡棉中, 以防止 MOS 门极遭受静电损 伤。 **Second** 

## <span id="page-33-6"></span>**11.6 Glossary**

#### [SLYZ022](http://www.ti.com/cn/lit/pdf/SLYZ022) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.



# <span id="page-34-0"></span>**12** 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更,恕不另行通知,且 不会对此文档进行修订。如需获取此数据表的浏览器版本,请查阅左侧的导航栏。

**RLX0041A** 



# **PACKAGE OUTLINE**

### B3QFN - 4.1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing

per ASME Y14.5M.<br>2. This drawing is subject to change without notice.

3. The package thermal pads must be soldered to the printed circuit board for optimal thermal and mechanical performance.



## **[LMZM33606](http://www.ti.com.cn/product/cn/lmzm33606?qgpn=lmzm33606) [www.ti.com.cn](http://www.ti.com.cn)** ZHCSIE3B –JUNE 2018–REVISED MAY 2019

# **EXAMPLE BOARD LAYOUT**

# B3QFN - 4.1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. This package designed to be soldered to a thermal pads on the board. For more information, see Texas Instruments literature

number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

**TEXAS** 

Instruments www.ti.com

**EXAS** 

**NSTRUMENTS** 

**RLX0041A** 

**RLX0041A** 



# **EXAMPLE STENCIL DESIGN**

## B3QFN - 4.1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.





#### <span id="page-38-0"></span>**12.1 Tape and Reel Information**





#### **QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**











# **PACKAGING INFORMATION**



**(1)** The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

**(3)** MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**(4)** There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

**(5)** Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

**(6)** Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# **PACKAGE OUTLINE**

# **RLX0041A B3QFN - 4.1 mm max height**

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pads must be soldered to the printed circuit board for optimal thermal and mechanical performance.



# **EXAMPLE BOARD LAYOUT**

# **RLX0041A B3QFN - 4.1 mm max height**

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. This package designed to be soldered to a thermal pads on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



# **EXAMPLE STENCIL DESIGN**

# **RLX0041A B3QFN - 4.1 mm max height**

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

<sup>6.</sup> Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

