

## Microprocessor Voltage Monitors with Manual Reset

### Description

The FP6811 and FP6812 are cost-effective system supervisory circuits which are designed to monitor the power supply status in micro-processor ( $\mu$ P) and digital systems. In addition, they provide a de-bounced manual reset input pin to initiate a reset.


These circuits assert a reset signal whenever the  $V_{CC}$  supply voltage declines below a preset threshold, keeping it asserted for at least 140ms after  $V_{CC}$  has risen above the reset threshold.

The FP6811-N has an open-drain output stage, while FP6811-C and FP6812-C have push-pull outputs. The FP6811-N's open-drain output requires a pull-up resistor. The FP6811 has an active-low  $\overline{\text{RESET}}$  output while the FP6812 has an active-high RESET output.


The FP6811 and FP6812 are optimized to reject fast transient glitches on the  $V_{CC}$  line. A low supply current makes these devices suitable for portable equipment. Each device is available in SOT-23-5, SC-82 and SOT-143 packages.

### Pin Assignments

#### S5 Package (SOT-23-5)



#### C8 Package (SC-82)




### Features

- Precision Monitoring of Power-Supply Voltage
- 140ms Guaranteed Minimum Reset Output Duration
- Low Supply Current
- $V_{CC}$  Transient Immunity
- Small SOT-23-5, SC-82 and SOT-143 Packages
- No External Components
- Guaranteed Reset Valid to  $V_{CC}=1V$
- Available in Three Output Configurations
  - Open-Drain  $\overline{\text{RESET}}$  Output (FP6811-N)
  - Push-Pull  $\overline{\text{RESET}}$  Output (FP6811-C)
  - Push-Pull RESET Output (FP6812-C)
- RoHS Compliant

### Applications

- Computer
- Battery Powered Equipment
- Microprocessor Power Supply Monitoring
- Embedded System
- Automotive

### Ordering Information



Note1: Please consult Fitipower sales office or authorized distributors for availability of special reset voltages.


**SA Package (SOT-143)**


Figure 1. Pin Assignments of FP6811 / FP6812

**SC-82 Marking (FP6811)**

Part Number	Product Code	Part Number	Product Code
FP6811-23NC8P	<b>Ka</b>	FP6811-23CC8P	<b>Km</b>
FP6811-23NC8G	<b>Ka=</b>	FP6811-23CC8G	<b>Km=</b>
FP6811-26NC8P	<b>Kb</b>	FP6811-26CC8P	<b>Kn</b>
FP6811-26NC8G	<b>Kb=</b>	FP6811-26CC8G	<b>Kn=</b>
FP6811-29NC8P	<b>Kd</b>	FP6811-29CC8P	<b>Kr</b>
FP6811-29NC8G	<b>Kd=</b>	FP6811-29CC8G	<b>Kr=</b>
FP6811-31NC8P	<b>Ke</b>	FP6811-31CC8P	<b>Ks</b>
FP6811-31NC8G	<b>Ke=</b>	FP6811-31CC8G	<b>Ks=</b>
FP6811-40NC8P	<b>Kf</b>	FP6811-40CC8P	<b>Kt</b>
FP6811-40NC8G	<b>Kf=</b>	FP6811-40CC8G	<b>Kt=</b>
FP6811-44NC8P	<b>Kh</b>	FP6811-44CC8P	<b>Ku</b>
FP6811-44NC8G	<b>Kh=</b>	FP6811-44CC8G	<b>Ku=</b>
FP6811-46NC8P	<b>Ki</b>	FP6811-46CC8P	<b>Kv</b>
FP6811-46NC8G	<b>Ki=</b>	FP6811-46CC8G	<b>Kv=</b>

**SC-82 Marking (FP6812)**

Part Number	Product Code	Part Number	Product Code
FP6812-23CC8P	<b>Kw</b>	FP6812-31CC8G	<b>KA=</b>
FP6812-23CC8G	<b>Kw=</b>	FP6812-40CC8P	<b>KB</b>
FP6812-26CC8P	<b>Kx</b>	FP6812-40CC8G	<b>KB=</b>
FP6812-26CC8G	<b>Kx=</b>	FP6812-44CC8P	<b>KC</b>
FP6812-29CC8P	<b>Kz</b>	FP6812-44CC8G	<b>KC=</b>
FP6812-29CC8G	<b>Kz=</b>	FP6812-46CC8P	<b>KD</b>
FP6812-31CC8P	<b>KA</b>	FP6812-46CC8G	<b>KD=</b>

**SOT-143 Marking (FP6811)**

Part Number	Product Code	Part Number	Product Code
FP6811-23NSAG	<b>L4=</b>	FP6811-31CSAG	<b>M4=</b>
FP6811-23CSAG	<b>M1=</b>	FP6811-40NSAG	<b>L8=</b>
FP6811-26NSAG	<b>L5=</b>	FP6811-40CSAG	<b>M5=</b>
FP6811-26CSAG	<b>M2=</b>	FP6811-44NSAG	<b>L9=</b>
FP6811-29NSAG	<b>L6=</b>	FP6811-44CSAG	<b>M6=</b>
FP6811-29CSAG	<b>M3=</b>	FP6811-46NSAG	<b>L0=</b>
FP6811-31NSAG	<b>L7=</b>	FP6811-46CSAG	<b>M7=</b>


**SOT-23-5 Marking (FP6811)**

Part Number	Product Code
FP6811-29CS5G	<b>D3G</b>

**SOT-23-5 Marking (FP6812)**

Part Number	Product Code
FP6812-26CS5G	<b>FF3</b>
FP6812-29CS5G	<b>FF4</b>

**Typical Application Circuit**



\*FP6811-N ONLY

Figure 2. Typical Application Circuit of FP6811/FP6812

**Functional Pin Description**

Pin Name	Pin Function
GND	Ground.
$\overline{\text{RESET}}$ (FP6811)	$\overline{\text{RESET}}$ Output remains low while $V_{CC}$ is below the reset threshold or while $\overline{\text{MR}}$ is held low, and for at least 140ms after $V_{CC}$ rises above the reset threshold.
RESET (FP6812)	RESET Output remains high while $V_{CC}$ is below the reset threshold or while $\overline{\text{MR}}$ is held low, and for at least 140ms after $V_{CC}$ rises above the reset threshold.
$\overline{\text{MR}}$	Manual Reset Input. Drive low to force a reset. Reset remains active as long as $\overline{\text{MR}}$ is low and for the reset timeout period after $\overline{\text{MR}}$ is released. $\overline{\text{MR}}$ has an internal 63k $\Omega$ pull up resistor to $V_{CC}$ .
$V_{CC}$	Supply Voltage.

**Block Diagram**




Figure 3. Block Diagram of FP6811/FP6812

## Absolute Maximum Ratings

- Supply Voltage (V<sub>CC</sub> to GND ) ----- -0.3V to +6V
- RESET,  $\overline{\text{RESET}}$  Voltage (Push-Pull) ----- -0.3 to (V<sub>CC</sub>+0.3V)
- $\overline{\text{RESET}}$  Voltage (Open Drain) ----- -0.3V to (V<sub>CC</sub>+0.3V)
- Input Current, V<sub>CC</sub> ----- 20mA
- Output Current, RESET,  $\overline{\text{RESET}}$  ----- 20mA
- Rate of Rise (V<sub>CC</sub>) ----- 100V/ $\mu$ s
- Power Dissipation @T<sub>A</sub>=25°C, (P<sub>D</sub>)
  - SOT-23-5 ----- +0.4W
  - SC-82 ----- +0.2W
  - SOT-143 ----- +0.285W
- Package Thermal Resistance, ( $\theta_{JA}$ )
  - SOT-23-5 ----- +250°C/W
  - SC-82 ----- +500°C/W
  - SOT-143 ----- +350°C/W
- Junction Temperature (T<sub>J</sub>) ----- +150°C
- Storage Temperature (T<sub>S</sub>) ----- -65°C to +150°C
- Lead Temperature (Soldering, 10sec) ----- +260°C

Note 2 : Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device.

## Recommended Operating Conditions

- Supply Voltage (V<sub>CC</sub> to GND ) ----- +1.0V to +5.5V
- Operation Temperature Range ----- -40°C to +85°C

## Electrical Characteristics

( $V_{CC}$ =full range,  $T_A=25^{\circ}\text{C}$ , unless otherwise specified.)

Parameter	Symbol	Conditions	Min	Typ.	Max	Unit
VCC Range	$V_{CC}$		1.0		5.5	V
Supply Current	$I_{CC}$	$V_{CC}<5.5\text{V}$ , FP68__-46/44/40		3		$\mu\text{A}$
		$V_{CC}<3.6\text{V}$ , FP68__-23/26/29/31		3		
Reset Threshold	$V_{TH}$	FP6811-46/ FP6812-46	4.54	4.63	4.72	V
		FP6811-44/ FP6812-44	4.29	4.38	4.47	
		FP6811-40/ FP6812-40	3.92	4.00	4.08	
		FP6811-31/ FP6812-31	3.02	3.08	3.14	
		FP6811-29/ FP6812-29	2.87	2.93	2.99	
		FP6811-26/ FP6812-26	2.58	2.63	2.68	
FP6811-23/ FP6812-23	2.27	2.32	2.37			
Reset Threshold T.C. (Note3)				30		ppm/ $^{\circ}\text{C}$
$\overline{\text{MR}}$ Input Threshold	$V_{IH}$	$V_{CC} > V_{TH(\text{MAX})}$ , $V_{CC} \geq 3\text{V}$	2.3			V
	$V_{IL}$				0.8	
	$V_{IH}$	$V_{CC} > V_{TH(\text{MAX})}$ , $V_{CC} < 3\text{V}$	$0.7V_{CC}$			
	$V_{IL}$				$0.25V_{CC}$	
$\overline{\text{MR}}$ Glitch Immunity (Note3)				100		ns
VCC to Reset Delay (Note3)		$V_{CC}=V_{TH}$ to ( $V_{th}-100\text{mV}$ )		20		$\mu\text{s}$
Reset Active Timeout Period	$T_{RP}$		140	240	560	ms
$\overline{\text{RESET}}$ Output Voltage Low (Push-Pull active low and Open-Drain active low, FP6811)	$V_{OL}$	$V_{CC}=V_{TH \text{ min}}$ , $I_{\text{SINK}}=1.2\text{mA}$ , FP6811-23/26/29/31			0.3	V
		$V_{CC}=V_{TH \text{ min}}$ , $I_{\text{SINK}}=3.2\text{mA}$ , FP6811-44/46			0.4	
		$V_{CC}>1.0\text{V}$ , $I_{\text{SINK}}=50\mu\text{A}$			0.3	
RESET Output Voltage Low (push-pull active high, FP6812)	$V_{OL}$	$V_{CC}=V_{TH \text{ max}}$ , $I_{\text{SINK}}=1.2\text{mA}$ , FP6811-23/26/29/31			0.3	V
		$V_{CC}=V_{TH \text{ max}}$ , $I_{\text{SINK}}=3.2\text{mA}$ , FP6811-44/46			0.4	V
$\overline{\text{RESET}}$ Output Voltage High (push-pull active low, FP6811)	$V_{OH}$	$V_{CC}>V_{TH \text{ max}}$ , $I_{\text{SOURCE}}=500\mu\text{A}$ , FP6811-23/26/29/31	$0.8V_{CC}$			V
		$V_{CC}>V_{TH \text{ max}}$ , $I_{\text{SOURCE}}=800\mu\text{A}$ , FP6811-44/46	$V_{CC}-1.5$			V
RESET Output Voltage High (push-pull active high, FP6812)	$V_{OH}$	$1.8\text{V}<V_{CC}<V_{TH \text{ min}}$ , $I_{\text{SOURCE}}=150\mu\text{A}$	$0.8V_{CC}$			V
$\overline{\text{RESET}}$ Open-Drain Output Leakage Current (FP6811-N)		$V_{CC}>V_{TH}$ , RESET de-asserted			1	$\mu\text{A}$

Note 3 : The specification is guaranteed by design, not production tested.

**Typical Performance Curves**




Figure 4. Normalized Reset Threshold vs. Temperature




Figure 5. Power-up Timeout vs. Temperature




Figure 6. Power-Up  $\overline{\text{RESET}}$  Timeout Waveforms;




Figure 7. Power-Down  $\overline{\text{RESET}}$  Delay Waveforms;




Figure 8. Manual Reset Voltage On Waveform for  $-V_{TH}=3.1V$




Figure 9. Manual Reset Voltage Off Waveform for  $-V_{TH}=3.1V$

**Typical Performance Curves (Continued)**




Figure 10. Supply Current vs. Temperature




Figure 11. Output Sinking Capability




Figure 12. Output Sourcing Capability

## Application Information

The FP6811/FP6812 are supervisory circuits, monitoring critical voltages and asserting reset signal to the subsequent devices. The reset signal can start the microprocessor in a known state, avoiding code-execution errors during power-up, power-down or brownout conditions.  $\overline{\text{RESET}}$  (RESET) is guaranteed to be a logic low (high) for  $V_{\text{TH}} > V_{\text{CC}} > 0.9\text{V}$ . Once  $V_{\text{CC}}$  exceeds the reset threshold, an internal timer will keep  $\overline{\text{RESET}}$  (RESET) low (high) for the reset timeout. After this period,  $\overline{\text{RESET}}$  (RESET) will go high (low). If  $V_{\text{CC}}$  falls below the reset threshold,  $\overline{\text{RESET}}$  (RESET) will go low (high) immediately.

Whenever  $V_{\text{CC}}$  drops below  $V_{\text{TH}}$ , the internal timer resets to zero and  $\overline{\text{RESET}}$  (RESET) goes low (high). The internal timer keeps activated only when  $V_{\text{CC}} > V_{\text{TH}}$ , and  $\overline{\text{RESET}}$  (RESET) remains low (high) for the reset timeout interval.

### Benefits of Highly Accurate Reset Threshold

Most microprocessor supervisor ICs have reset threshold voltages between 5% and 10% below the value of nominal supply voltages. This ensures a reset will not occur within 5% of the nominal supply, but will occur when supply is 10% below nominal. In other words, the reset is guaranteed to assert after the power supply falls out of regulation, but keeps inactive even when power is at the minimum specified operating voltage of the system ICs.

### Manual Reset Input

Many  $\mu\text{P}$ -based products require manual reset capability, allowing the operator or external logic circuitry to initiate a reset. A logic low on  $\overline{\text{MR}}$  asserts reset. Reset remains asserted while  $\overline{\text{MR}}$  is low, and for the Reset Active Timeout Period ( $T_{\text{RP}}$ ) after  $\overline{\text{MR}}$  returns high. This input has an internal  $63\text{k}\Omega$  pull-up resistor, so it can be left open if it is not used. If  $\overline{\text{MR}}$  is driven from long cables or if the device is used in a noisy environment, connecting a  $0.1\mu\text{F}$  capacitor from  $\overline{\text{MR}}$  to ground provides additional noise immunity.

### Negative-Going $V_{\text{CC}}$ Transients

In addition to issuing a reset to microprocessor during power-up, power-down and brownout conditions, FP6811/FP6812 are relatively immune to short-duration negative-going  $V_{\text{CC}}$  transients (glitches). Figure 13 shows typical transient duration vs. reset comparator overdrive, for which the FP6811/FP6812 do not generate a reset signal. The graph was generated by using a negative-going pulse applied to  $V_{\text{CC}}$ , as shown in Figure 14, starting  $0.5\text{V}$  above the actual reset threshold and ending below it by the magnitude indication (reset comparator overdrive). As the reset comparator overdrive increases, the maximum allowable pulse width decreases. A typical  $0.1\mu\text{F}$  bypass capacitor mounted as close as possible to the VCC pin provides additional transient immunity.




Figure 13. Maximum Transient Durations Without Causing a Reset Pulse vs. Reset Comparator Overdrive




Figure 14. The VCC with Negative Going Transients



**Application Information (Continued)**

**Ensuring a Valid Reset Output Down to  $V_{CC}=0$**

When  $V_{CC}$  falls below 1V and then the FP6811 no longer sinks current, it will become an open circuit. Therefore, high-impedance CMOS logic inputs connected to RESET can drift to undetermined voltages. This presents no problem in most applications for microprocessor's inoperative condition with  $V_{CC}$  below 1V. However, in applications where RESET must be valid down to 0V, adding a pull-down resistor to RESET causes stray leakage currents to flow to ground, providing some impedance between RESET and ground (Figure 15). R1 is recommended around 100k $\Omega$ .

A 100k $\Omega$  pull-up resistor to  $V_{CC}$  is also recommended for FP6811 if RESET is required to remain valid for  $V_{CC}<1V$ .




Figure 15.  $\overline{\text{RESET}}$  Valid to  $V_{CC}=0V$  Circuit

**Interfacing to  $\mu P$ s with Bidirectional Reset Pins**

Since the RESET output of FP6811N is open drain, this device interfaces easily with  $\mu P$  which has bidirectional reset pins. Connecting the FP6809N's RESET output directly to the microcontroller's RESET pin with a single pull-up resistor allows either device to assert reset (Figure 16).





Figure 16. Interfacing to  $\mu P$ s with Bidirectional Reset I/O

**Outline Information**


SOT-23-5 Package (Unit: mm)



SYMBOLS UNIT	DIMENSION IN MILLIMETER	
	MIN	MAX
A	0.90	1.45
A1	0.00	0.15
A2	0.90	1.30
B	0.30	0.50
D	2.80	3.00
E	2.60	3.00
E1	1.50	1.70
e	0.90	1.00
e1	1.80	2.00
L	0.30	0.60

Note : Followed From JEDEC MO-178-C.


**Carrier Dimensions**



Tape Size (W1) mm	Pocket Pitch (P) mm	Reel Size (A)		Reel Width (W2) mm	Empty Cavity Length mm	Units per Reel
		in	mm			
8	4	7	180	8.4	300~1000	3,000


**Outline Information (Continued)**

SC-82-4 Package (Unit: mm)



SYMBOLS UNIT	DIMENSION IN MILLIMETER	
	MIN	MAX
A	0.80	1.10
A1	0.00	0.10
A2	0.80	1.00
B	0.15	0.40
B1	0.35	0.55
D	1.80	2.20
E	1.15	1.35
E1	1.80	2.40
e	1.20	1.40
L	0.25	0.45


**Carrier Dimensions**



Tape Size (W1) mm	Pocket Pitch (P) mm	Reel Size (A)		Reel Width (W2) mm	Empty Cavity Length mm	Units per Reel
		in	mm			
8	4	7	180	8.4	300~1000	3,000

**Outline Information (Continued)**


SOT-143 Package (Unit: mm)



SYMBOLS UNIT	DIMENSION IN MILLIMETER	
	MIN	MAX
A	0.80	1.20
A1	0.00	0.15
b	0.30	0.52
b1	0.76	0.92
C	0.08	0.20
D	2.80	3.04
E	2.10	2.64
E1	1.20	1.40
e	1.85	1.95
L	0.40	0.60

Note : Followed From JEDEC TO-261-C

**Carrier Dimensions**



Tape Size (W1) mm	Pocket Pitch (P) mm	Reel Size (A)		Reel Width (W2) mm	Empty Cavity Length mm	Units per Reel
		in	mm			
8	4	7	180	8.4	300~1000	3,000

**Life Support Policy**

Fitipower's products are not authorized for use as critical components in life support devices or other medical systems.