

## 30 A VRPower® Integrated Power Stage

### DESCRIPTION

The SiC530 is an integrated power stage solution optimized for synchronous buck applications to offer high current, high efficiency, and high power density performance. Packaged in Vishay's proprietary 4.5 mm x 3.5 mm MLP package, SiC530 enables voltage regulator designs to deliver up to 30 A continuous current per phase.

The internal power MOSFETs utilize Vishay's state-of-the-art Gen IV TrenchFET technology that delivers industry benchmark performance to significantly reduce switching and conduction losses.

The SiC530 incorporates an advanced MOSFET gate driver IC that features high current driving capability, adaptive dead-time control, an integrated bootstrap Schottky diode, and zero current detect to improve light load efficiency. The driver is also compatible with a wide range of PWM controllers, supports tri-state PWM, and 5 V PWM logic.

A user selectable diode emulation mode (ZCD\_EN#) function is included to improve the light load performance. The device also supports the PS4 mode to reduce power consumption when system operates in standby state.

### FEATURES

- Thermally enhanced PowerPAK® MLP4535-22L package
- Vishay's Gen IV MOSFET technology and a low-side MOSFET with integrated Schottky diode
- Delivers up to 30 A continuous current, 40 A at 10 ms peak current
- High efficiency performance
- High frequency operation up to 2 MHz
- Power ON reset
- 5 V PWM logic with tri-state and hold-off
- Supports PS4 mode light load requirement for IMVP8 with low shutdown supply current (5 V, 5  $\mu$ A)
- Under voltage lockout for  $V_{CIN}$
- Material categorization: for definitions of compliance please see [www.vishay.com/doc?99912](http://www.vishay.com/doc?99912)



**RoHS**  
COMPLIANT  
HALOGEN  
**FREE**

### APPLICATIONS

- Multi-phase VRDs for CPU, GPU, and memory
- INTEL IMVP-8 IA / GT core power
- Up to 18 V rail input DC/DC VR modules

### TYPICAL APPLICATION DIAGRAM






Fig. 1 - SiC530 Typical Application Diagram

**PINOUT CONFIGURATION**

**Fig. 2 - SiC530 Pin Configuration**

PIN DESCRIPTION		
PIN NUMBER	NAME	FUNCTION
1	ZCD_EN#	ZCD, PS4 control. Active low
2	$V_{CIN}$	Supply voltage for internal logic circuitry
23	$C_{GND}$	Analog ground for the driver IC
3	N.C.	No connection
4	BOOT	High-side driver bootstrap voltage
5	PHASE	Return path of high-side gate driver
6 to 8, 25	$V_{IN}$	Power stage input voltage. Drain of high-side MOSFET
9 to 11, 17, 18, 20, 26	$P_{GND}$	Power ground
12 to 16	$V_{SWH}$	Switch node of the power stage
19, 24	GL	Low-side gate signal
21	$V_{DRV}$	Supply voltage for internal gate driver
22	PWM	PWM control input

ORDERING INFORMATION			
PART NUMBER	PACKAGE	MARKING CODE	
SiC530CD-T1-GE3	PowerPAK® MLP4535-22L	SiC530	5 V PWM optimized
SiC530DB		Reference board	

**PART MARKING INFORMATION**



- = Pin 1 Indicator
- P/N = Part Number Code
-  = Siliconix Logo
- △ = ESD Symbol
- F = Assembly Factory Code
- Y = Year Code
- WW = Week Code
- LL = Lot Code

Fig. 3 - SiC530 Part Marking

ABSOLUTE MAXIMUM RATINGS			
ELECTRICAL PARAMETER	CONDITIONS	LIMIT	UNIT
Input Voltage	$V_{IN}$	-0.3 to +25	V
Control Logic Supply Voltage	$V_{CIN}$	-0.3 to +7	
Drive Supply Voltage	$V_{DRV}$	-0.3 to +7	
Switch Node (DC voltage)	$V_{SWH}$	-0.3 to +25	
Switch Node (AC voltage) <sup>(1)</sup>		-8 to +32	
BOOT Voltage (DC voltage)	$V_{BOOT}$	32	
BOOT Voltage (AC voltage) <sup>(2)</sup>		40	
BOOT to PHASE (DC voltage)	$V_{BOOT-PHASE}$	-0.3 to +7	
BOOT to PHASE (AC voltage) <sup>(3)</sup>		-0.3 to +8	
All Logic Inputs and Outputs (PWM and ZCD_EN#)		-0.3 to $V_{CIN} + 0.3$	
Max. Operating Junction Temperature	$T_J$	150	°C
Ambient Temperature	$T_A$	-40 to +125	
Storage Temperature	$T_{stg}$	-65 to +150	
Electrostatic Discharge Protection	Human body model, JESD22-A114	2000	V
	Charged device model, JESD22-C101	1000	

**Notes**

- Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- <sup>(1)</sup> The specification values indicated “AC” is  $V_{SWH}$  to  $P_{GND}$ , -8 V (< 20 ns, 10  $\mu$ J), min. and 32 V (< 50 ns), max.
- <sup>(2)</sup> The specification value indicates “AC voltage” is  $V_{BOOT}$  to  $P_{GND}$ , 40 V (< 50 ns) max.
- <sup>(3)</sup> The specification value indicates “AC voltage” is  $V_{BOOT}$  to  $V_{PHASE}$ , 8 V (< 50 ns) max.

RECOMMENDED OPERATING RANGE				
ELECTRICAL PARAMETER	MINIMUM	TYPICAL	MAXIMUM	UNIT
Input Voltage ( $V_{IN}$ )	4.5	-	20	V
Drive Supply Voltage ( $V_{DRV}$ )	4.5	5	5.5	
Control Logic Supply Voltage ( $V_{CIN}$ )	4.5	5	5.5	
BOOT to PHASE ( $V_{BOOT-PHASE}$ , DC voltage)	4	4.5	5.5	
Thermal Resistance from Junction to PCB	-	5	-	°C/W
Thermal Resistance from Junction to Case	-	2.5	-	



<b>ELECTRICAL SPECIFICATIONS</b>						
(ZCD_EN# = 5 V, V <sub>IN</sub> = 12 V, V <sub>DRV</sub> and V <sub>CIN</sub> = 5 V, T <sub>A</sub> = 25 °C)						
PARAMETER	SYMBOL	TEST CONDITION	LIMITS			UNIT
			MIN.	TYP.	MAX.	
<b>POWER SUPPLY</b>						
Control Logic Supply Current	I <sub>VCIN</sub>	V <sub>PWM</sub> = FLOAT	-	80	-	μA
		V <sub>PWM</sub> = FLOAT, V <sub>ZCD_EN#</sub> = 0 V	-	120	-	
		f <sub>S</sub> = 300 kHz, D = 0.1	-	300	-	
Drive Supply Current	I <sub>VDRV</sub>	f <sub>S</sub> = 300 kHz, D = 0.1	-	7	15	mA
		f <sub>S</sub> = 1 MHz, D = 0.1	-	20	-	
PS4 Mode Supply Current	I <sub>VCIN</sub> + I <sub>VDRV</sub>	V <sub>PWM</sub> = V <sub>ZCD_EN#</sub> = FLOAT, T <sub>A</sub> = -10 °C to +100 °C	-	5	9	μA
<b>BOOTSTRAP SUPPLY</b>						
Bootstrap Diode Forward Voltage	V <sub>F</sub>	I <sub>F</sub> = 2 mA	-	-	0.65	V
<b>PWM CONTROL INPUT</b>						
Rising Threshold	V <sub>TH_PWM_R</sub>		3.6	3.9	4.2	V
Falling Threshold	V <sub>TH_PWM_F</sub>		0.72	1	1.3	
Tri-state Voltage	V <sub>TRI</sub>	V <sub>PWM</sub> = FLOAT	-	2.5	-	
Tri-state Rising Threshold	V <sub>TRI_TH_R</sub>		1.1	1.35	1.6	
Tri-state Falling Threshold	V <sub>TRI_TH_F</sub>		3.4	3.7	4	
Tri-state Rising Threshold Hysteresis	V <sub>HYS_TRI_R</sub>		-	325	-	mV
Tri-state Falling Threshold Hysteresis	V <sub>HYS_TRI_F</sub>		-	250	-	
PWM Input Current	I <sub>PWM</sub>	V <sub>PWM</sub> = 5 V	-	-	350	μA
		V <sub>PWM</sub> = 0 V	-	-	-350	
<b>ZCD_EN# CONTROL INPUT</b>						
Rising Threshold	V <sub>TH_ZCD_EN#_R</sub>		3.3	3.6	3.9	V
Falling Threshold	V <sub>TH_ZCD_EN#_F</sub>		1.1	1.4	1.7	
Tri-state Voltage	V <sub>TRI_ZCD_EN#</sub>	V <sub>ZCD_EN#</sub> = FLOAT	-	2.5	-	
Tri-state Rising Threshold	V <sub>TRI_ZCD_EN#_R</sub>		1.5	1.8	2.1	
Tri-state Falling Threshold	V <sub>TRI_ZCD_EN#_F</sub>		2.9	3.15	3.4	
Tri-state Rising Threshold Hysteresis	V <sub>HYS_TRI_ZCD#_R</sub>		-	375	-	mV
Tri-state Falling Threshold Hysteresis	V <sub>HYS_TRI_ZCD#_F</sub>		-	450	-	
ZCD_EN# Input Current	I <sub>ZCD_EN#</sub>	V <sub>ZCD_EN#</sub> = 5 V	-	-	100	μA
		V <sub>ZCD_EN#</sub> = 0 V	-	-	-100	
PS4 Exit Latency	t <sub>PS4EXIT</sub>		-	-	5	μs
<b>TIMING SPECIFICATIONS</b>						
Tri-State to GH/GL Rising Propagation Delay	t <sub>PD_TRI_R</sub>	No load, see fig. 5	-	20	-	ns
Tri-state Hold-Off Time	t <sub>TSHO</sub>		-	150	-	
GH - Turn Off Propagation Delay	t <sub>PD_OFF_GH</sub>		-	20	-	
GH - Turn On Propagation Delay (Dead time rising)	t <sub>PD_ON_GH</sub>		-	20	-	
GL - Turn Off Propagation Delay	t <sub>PD_OFF_GL</sub>		-	20	-	
GL - Turn On Propagation Delay (Dead time falling)	t <sub>PD_ON_GL</sub>		-	20	-	
PWM Minimum On-Time	t <sub>PWM_ON_MIN.</sub>		30	-	-	
<b>PROTECTION</b>						
Under Voltage Lockout	V <sub>UVLO</sub>	V <sub>CIN</sub> rising, on threshold	-	3.4	3.9	V
		V <sub>CIN</sub> falling, off threshold	2.4	2.9	-	
Under Voltage Lockout Hysteresis	V <sub>UVLO_HYST</sub>		-	500	-	mV

**Notes**

- (1) Typical limits are established by characterization and are not production tested.
- (2) Guaranteed by design.



## DETAILED OPERATIONAL DESCRIPTION

### PWM Input with Tri-state Function

The PWM input receives the PWM control signal from the VR controller IC. The PWM input is designed to be compatible with standard controllers using two state logic (H and L) and advanced controllers that incorporate tri-state logic (H, L and tri-state) on the PWM output. For two state logic, the PWM input operates as follows. When PWM is driven above  $V_{PWM\_TH\_R}$  the low-side is turned OFF and the high-side is turned ON. When PWM input is driven below  $V_{PWM\_TH\_F}$  the high-side is turned OFF and the low-side is turned ON. For tri-state logic, the PWM input operates as previously stated for driving the MOSFETs when PWM is logic high and logic low. However, there is a third state that is entered as the PWM output of tri-state compatible controller enters its high impedance state during shut-down. The high impedance state of the controller's PWM output allows the SiC530 to pull the PWM input into the tri-state region (see definition of PWM logic and tri-state, fig. 5). If the PWM input stays in this region for the tri-state hold-off period,  $t_{TSHO}$ , both high-side and low-side MOSFETs are turned OFF. The function allows the VR phase to be disabled without negative output voltage swing caused by inductor ringing and saves a Schottky diode clamp. The PWM and tri-state regions are separated by hysteresis to prevent false triggering. The SiC530 incorporates PWM voltage thresholds that are compatible with 5 V logic.

### Diode Emulation Mode and PS4 Mode (ZCD\_EN#)

The ZCD\_EN# pin enables or disables diode emulation mode. When ZCD\_EN# is driven below  $V_{TH\_ZCD\_EN\#\_F}$ , diode emulation is allowed. When ZCD\_EN# is driven above  $V_{TH\_ZCD\_EN\#\_R}$ , continuous conduction mode is forced. Diode emulation mode allows for higher converter efficiency under light load situations. With diode emulation active, the SiC530 will detect the zero current crossing of the output inductor and turn off the low-side MOSFET. This ensures that discontinuous conduction mode (DCM) is achieved. Diode emulation is asynchronous to the PWM signal, therefore, the SiC530 will respond to the ZCD\_EN# input immediately after it changes state.

The ZCD\_EN# pin can be floated resulting in a high impedance state. High impedance on the input of ZCD\_EN# combined with a tri-stated PWM output will shut down the SiC530, reducing current consumption to typically 5  $\mu$ A. This is an important feature in achieving the low standby current requirements required in the PS4 state in ultrabooks and notebooks.

### Voltage Input (V<sub>IN</sub>)

This is the power input to the drain of the high-side power MOSFET. This pin is connected to the high power intermediate BUS rail.

### Switch Node (V<sub>SWH</sub> and PHASE)

The switch node, V<sub>SWH</sub>, is the circuit power stage output. This is the output applied to the power inductor and output filter to deliver the output for the buck converter. The PHASE pin is internally connected to the switch node, V<sub>SWH</sub>. This pin is to be used exclusively as the return pin for the BOOT capacitor.

### Ground Connections (C<sub>GND</sub> and P<sub>GND</sub>)

P<sub>GND</sub> (power ground) should be externally connected to C<sub>GND</sub> (control signal ground). The layout of the printed circuit board should be such that the inductance separating C<sub>GND</sub> and P<sub>GND</sub> is minimized. Transient differences due to inductance effects between these two pins should not exceed 0.5 V.

### Control and Drive Supply Voltage Input (V<sub>DRV</sub>, V<sub>CIN</sub>)

V<sub>CIN</sub> is the bias supply for the gate drive control IC. V<sub>DRV</sub> is the bias supply for the gate drivers. It is recommended to separate these pins through a resistor. This creates a low pass filtering effect to avoid coupling of high frequency gate drive noise into the IC.

### Bootstrap Circuit (BOOT)

The internal bootstrap diode and an external bootstrap capacitor form a charge pump that supplies voltage to the BOOT pin. An integrated bootstrap diode is incorporated so that only an external capacitor is necessary to complete the bootstrap circuit. Connect a boot strap capacitor with one leg tied to BOOT pin and the other tied to PHASE pin.

### Shoot-Through Protection and Adaptive Dead Time

The SiC530 has an internal adaptive logic to avoid shoot through and optimize dead time. The shoot through protection ensures that both high-side and low-side MOSFETs are not turned ON at the same time. The adaptive dead time control operates as follows. The high-side and low-side gate voltages are monitored to prevent the MOSFET turning ON from tuning ON until the other MOSFET's gate voltage is sufficiently low (< 1 V). Built in delays also ensure that one power MOSFET is completely OFF, before the other can be turned ON. This feature helps to adjust dead time as gate transitions change with respect to output current and temperature.

### Under Voltage Lockout (UVLO)


During the start up cycle, the UVLO disables the gate drive, holding high-side and low-side MOSFET gates low, until the supply voltage rail has reached a point at which the logic circuitry can be safely activated. The SiC530 also incorporates logic to clamp the gate drive signals to zero when the UVLO falling edge triggers the shutdown of the device.

**FUNCTIONAL BLOCK DIAGRAM**


Fig. 4 - SiC530 Functional Block Diagram


DEVICE TRUTH TABLE			
ZCD_EN#	PWM	GH	GL
Tri-state	X	L	L
L	L	L	H, $I_L > 0\text{ A}$ L, $I_L < 0\text{ A}$
L	H	H	L
L	Tri-state	L	L
H	L	L	H
H	H	H	L
H	Tri-state	L	L

**PWM TIMING DIAGRAM**



**Fig. 5 - Definition of PWM Logic and Tri-State**

**ZCD\_EN# - PS4 EXIT TIMING**



**Fig. 6 - ZCD\_EN# - PS4 Exit Timing**

**ELECTRICAL CHARACTERISTICS**

Test condition:  $V_{IN} = 12\text{ V}$ ,  $V_{DRV} = V_{CIN} = 5\text{ V}$ ,  $ZCD\_EN\# = 5\text{ V}$ ,  $V_{OUT} = 1\text{ V}$ ,  $L_{OUT} = 360\text{ nH}$ , (DCR = 0.32 mΩ),  $T_A = 25\text{ °C}$   
 (All power loss and normalized power loss curves show SiC530 losses only unless otherwise stated)




Fig. 7 - Efficiency vs. Output Current




Fig. 10 - Safe Operating Area




Fig. 8 - Efficiency vs. Output Current




Fig. 11 - UVLO Threshold vs. Temperature




Fig. 9 - Power Loss vs. Output Current




Fig. 12 - BOOT Diode Forward Voltage vs. Temperature






Fig. 13 - PWM Threshold vs. Temperature




Fig. 16 - ZCD\_EN# Threshold vs. Temperature




Fig. 14 - PS4 Exit Latency vs. Temperature




Fig. 17 - PS4 Mode Current vs. Temperature




Fig. 15 - Driver Supply Current vs. Temperature

**PCB LAYOUT RECOMMENDATIONS**
**Step 1:  $V_{IN}$  /  $P_{GND}$  Planes and Decoupling**


1. Layout  $V_{IN}$  and  $P_{GND}$  planes as shown above.
2. Ceramic capacitors should be placed directly between  $V_{IN}$  and  $P_{GND}$ , and close to the device for best decoupling effect.
3. Different values / packages of ceramic capacitors should be used to cover entire decoupling spectrum e.g. 1210, 0805, 0603, 0402.
4. Smaller capacitance values, placed closer to the device's  $V_{IN}$  pin(s), results in better high frequency noise absorbing.

**Step 2:  $V_{SWH}$  Plane**


1. Connect output inductor to IC with large plane to lower resistance.
2.  $V_{SWH}$  plane also serves as a heat-sink for low-side MOSFET. Make the plane wide and short to achieve the best thermal path.
3. If a snubber network is required, place the components as shown above, the network can be placed at bottom.

**Step 3:  $V_{CIN}$  /  $V_{DRV}$  Input Filter**


1. The  $V_{CIN}$  /  $V_{DRV}$  input filter ceramic cap should be placed as close as possible to the IC. It is recommended to connect two capacitors separately.
2.  $V_{CIN}$  capacitor should be placed between pin 2 ( $V_{CIN}$ ) and pin 3 ( $A_{GND}$  of driver IC) to achieve best noise filtering.
3.  $V_{DRV}$  capacitor should be placed between pin 20 ( $P_{GND}$  of driver IC) and pin 21 ( $V_{DRV}$ ) to provide maximum instantaneous driver current for low side MOSFET during switching cycle.
4. For connecting  $V_{CIN}$  to  $A_{GND}$ , it is recommended to use a large plane to reduce parasitic inductance.

**Step 4: BOOT Resistor and Capacitor Placement**


1. The components need to be placed as close as possible to IC, directly between PHASE (pin 5) and BOOT (pin 4).
2. To reduce parasitic inductance, chip size 0402 can be used.

**Step 5: Signal Routing**


1. Route the PWM and ZCD\_EN# signal traces out of the top left corner next to pin 1.
2. The PWM signal is an important signal, both signal and return traces should not cross any power nodes on any layer.
3. It is best to “shield” these traces from power switching nodes, e.g.  $V_{SWH}$ , with a GND island to improve signal integrity.
4. GL (pin 19) has been connected with GL pad (pin 24) internally.

**Step 7: Ground Connection**




1. It is recommended to make a single connection between  $A_{GND}$  and  $P_{GND}$  which can be made on the top layer.
2. It is recommended to make the entire first inner layer (below top layer) the ground plane and separate them into  $A_{GND}$  and  $P_{GND}$  planes.
3. These ground planes provide shielding between noise sources on top layer and signal traces on bottom layer.

**Step 6: Adding Thermal Relief Vias**



1. Thermal relief vias can be added on the  $V_{IN}$  and  $A_{GND}$  pads to utilize inner layers for high-current and thermal dissipation.
2. To achieve better thermal performance, additional vias can be placed on  $V_{IN}$  plane and  $P_{GND}$  plane.
3.  $V_{SWH}$  pad is a noise source, it is not recommended to place vias on this pad.
4. 8 mil vias for pads and 10 mils vias for planes are the optimal via sizes. Vias on pad may drain solder during assembly and cause assembly issues. Consult with the assembly house for guidelines.



RECOMMENDED LAND PATTERN PowerPAK® MLP4535-22L



Component for MLP 4.5 x 3.5 22L  
Land pattern for MLP 4.5 x 3.5 22L

**PACKAGE OUTLINE DRAWING MLP4535-22L**


DIM.	MILLIMETERS			INCHES		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
A <sup>(8)</sup>	0.70	0.75	0.80	0.027	0.0029	0.031
A1	0.00	-	0.05	0.000	-	0.002
A2	0.20 ref.			0.008 ref.		
b <sup>(4)</sup>	0.20	0.25	0.30	0.0078	0.0098	0.0110
D	4.50 BSC			0.177 BSC		
e	0.50 BSC			0.019 BSC		
E	3.50 BSC			0.137 BSC		
L	0.35	0.40	0.45	0.013	0.015	0.017
N <sup>(3)</sup>	22			22		
Nd <sup>(3)</sup>	6			6		
Ne <sup>(3)</sup>	5			5		
D1-1	0.35	0.40	0.45	0.013	0.015	0.017
D1-2	0.15	0.20	0.25	0.005	0.007	0.009
D2-1	1.02	1.07	1.12	0.040	0.042	0.044
D2-2	1.02	1.07	1.12	0.040	0.042	0.044
D2-3	1.47	1.52	1.57	0.057	0.059	0.061
D2-4	0.25	0.30	0.35	0.009	0.011	0.013
E1-1	1.095	1.145	1.195	0.043	0.045	0.047
E1-2	2.67	2.72	2.77	0.105	0.107	0.109
E1-3	0.35	0.40	0.45	0.013	0.015	0.017
E1-4	1.85	1.90	1.95	0.072	0.074	0.076
E1-5	0.095	0.145	0.195	0.0037	0.0057	0.0076
E2-1	3.05	3.10	3.15	0.120	0.122	0.124
E2-2	1.065	1.115	1.165	0.0419	0.0438	0.0458
E2-3	0.695	0.745	0.795	0.027	0.029	0.031
E2-4	0.40	0.45	0.50	0.015	0.017	0.019
K1	0.40 BSC			0.015 BSC		
K2	0.07 BSC			0.002 BSC		
K3	0.05 BSC			0.001 BSC		
K4	0.40 BSC			0.015 BSC		

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see [www.vishay.com/ppg?62940](http://www.vishay.com/ppg?62940).



### MLP 4.5 x 3.5-22L BWL Case Outline



DIM.	MILLIMETERS			INCHES		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
A <sup>(8)</sup>	0.70	0.75	0.80	0.027	0.0029	0.031
A1	0.00	-	0.05	0.000	-	0.002
A2	0.20 ref.			0.008 ref.		
b <sup>(4)</sup>	0.20	0.25	0.30	0.0078	0.0098	0.0110
D	4.50 BSC			0.177 BSC		
e	0.50 BSC			0.019 BSC		
E	3.50 BSC			0.137 BSC		
L	0.35	0.40	0.45	0.013	0.015	0.017
N <sup>(3)</sup>	22			22		
Nd <sup>(3)</sup>	6			6		
Ne <sup>(3)</sup>	5			5		
D1-1	0.35	0.40	0.45	0.013	0.015	0.017
D1-2	0.15	0.20	0.25	0.005	0.007	0.009
D2-1	1.02	1.07	1.12	0.040	0.042	0.044
D2-2	1.02	1.07	1.12	0.040	0.042	0.044
D2-3	1.47	1.52	1.57	0.057	0.059	0.061
D2-4	0.25	0.30	0.35	0.009	0.011	0.013
E1-1	1.095	1.145	1.195	0.043	0.045	0.047
E1-2	2.67	2.72	2.77	0.105	0.107	0.109
E1-3	0.35	0.40	0.45	0.013	0.015	0.017
E1-4	1.85	1.90	1.95	0.072	0.074	0.076
E1-5	0.095	0.145	0.195	0.0037	0.0057	0.0076
E2-1	3.05	3.10	3.15	0.120	0.122	0.124
E2-2	1.065	1.115	1.165	0.0419	0.0438	0.0458
E2-3	0.695	0.745	0.795	0.027	0.029	0.031
E2-4	0.40	0.45	0.50	0.015	0.017	0.019
K1	0.40 BSC			0.015 BSC		
K2	0.07 BSC			0.002 BSC		
K3	0.05 BSC			0.001 BSC		
K4	0.40 BSC			0.015 BSC		



## Notes


1. Use millimeters as the primary measurement
2. Dimensioning and tolerances conform to ASME Y14.5M. - 1994
3. N is the number of terminals,  
Nd is the number of terminals in X-direction and  
Ne is the number of terminals in Y-direction.
4. Dimension b applies to plated terminal and is measured between 0.20 mm and 0.25 mm from terminal tip
5. The pin #1 identifier must be existed on the top surface of the package by using indentation mark or other feature of package body
6. Exact shape and size of this feature is optional
7. Package warpage max. 0.08 mm
8. Applied only for terminals

T14-0626-Rev. A, 20-Oct-14  
DWG: 6028





Recommended Land Pattern PowerPAK<sup>®</sup> MLP4535-22L

Package outline top view, transparent (not bottom view)



Land pattern



All dimensions in millimeters





## **Disclaimer**

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.