Si5948DU

RoHS

COMPLIANT

HALOGEN

FREE




Vishay Siliconix

Dual N-Channel 40 V (D-S) MOSFET

PRODUCT SUMMARY					
V _{DS} (V)	R _{DS(on)} (Ω) MAX.	I _D (A)	Q _g (TYP.)		
40	0.082 at V _{GS} = 10 V	6 ^a	2.2 nC		
40	0.094 at V _{GS} = 4.5 V	6 ^a	2.2 110		

PowerPAK[®] ChipFET[®] Dual



Marking Code: CG

Ordering Information:


Si5948DU-T1-GE3 (lead (Pb)-free and halogen-free)

FEATURES

- TrenchFET[®] power MOSFET
- 100 % R_q and UIS tested
- New thermally enhanced PowerPAK[®] ChipFET[®] package
 - Small footprint area
 - Low on-resistance - Thin 0.8 mm profile
- Material categorization: for definitions of compliance please see www.vishay.com/doc?99912

APPLICATIONS

DC/DC power supply





N-Channel MOSFET

N-Channel MOSFET

ABSOLUTE MAXIMUM RATINGS (T _A = 25 °C, unless	s otherwise note	d)	
PARAMETER	SYMBOL	LIMIT	UNIT	
Drain-Source Voltage	V _{DS}	40	V	
Gate-Source Voltage		V _{GS}	± 20	v
	T _C = 25 °C		6 ^a	
Continuous Drain Current (T _{.1} = 150 °C)	T _C = 70 °C		5.5	
Continuous Drain Current $(T_j = 150 \text{ C})$	T _A = 25 °C	I _D	3.7 ^{b, c}	
	T _A = 70 °C	1	2.9 ^{b, c}	A
Pulsed Drain Current (t = 100 µs)	·	I _{DM}	10	A
Continuous Source-Drain Diode Current	T _C = 25 °C		5.8	
Continuous Source-Drain Diode Current	T _A = 25 °C	I _S	1.7 ^{b, c}	
Single Pulse Avalanche Current		I _{AS}	6	
Avalanche Energy L = 0.1 mH		E _{AS}	1.8	mJ
	T _C = 25 °C		7	
Maximum Dawer Dissinction	T _C = 70 °C		4.4	w
Maximum Power Dissipation	T _A = 25 °C	P _D	2 ^{b, c}	vv
	T _A = 70 °C	1	1.3 ^{b, c}	
Operating Junction and Storage Temperature R	T _J , T _{stg}	-55 to +150		
Soldering Recommendations (Peak Temperature		260	°C	

THERMAL RESISTANCE RATINGS						
PARAMETER		SYMBOL	TYPICAL	MAXIMUM	UNIT	
Maximum Junction-to-Ambient ^{b, f}	t ≤ 5 s	R _{thJA}	52	62	°C/W	
Maximum Junction-to-Case (Drain)	Steady State	R _{thJC}	15	18	0/11	

Notes

a. Package limited.

b. Surface mounted on 1" x 1" FR4 board.

c. t = 5 s.

d. See solder profile (www.vishay.com/ppg?73257). The PowerPAK ChipFET is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.

Rework conditions: manual soldering with a soldering iron is not recommended for leadless components. e.

Maximum under steady state conditions is 105 °C/W. f.

S16-1127-Rev. A, 06-Jun-16

1

THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishav.com/doc?91000

www.vishay.com

Vishay	Siliconix

Si5948DU

PARAMETER	SYMBOL	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
Static				•		•
Drain-Source Breakdown Voltage	V _{DS}	$V_{GS} = 0 \text{ V}, \text{ I}_{D} = 250 \mu\text{A}$	40	-	-	V
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_J$		-	45.3	-	
V _{GS(th)} Temperature Coefficient	$\Delta V_{GS(th)}/T_J$	I _D = 250 μA	-	-4.1	-	mV/°C
Gate-Source Threshold Voltage	V _{GS(th)}	$V_{DS} = V_{GS}$, $I_D = 250 \ \mu A$	1	-	2.5	V
Gate-Source Leakage	I _{GSS}	$V_{DS} = 0 V, V_{GS} = \pm 20 V$	-	-	± 100	nA
		$V_{DS} = 40 \text{ V}, \text{ V}_{GS} = 0 \text{ V}$	-	-	-1	
Zero Gate Voltage Drain Current	I _{DSS}	$V_{DS} = 40 \text{ V}, \text{ V}_{GS} = 0 \text{ V}, \text{ T}_{\text{J}} = 55 \text{ °C}$		-	-10	μA
On-State Drain Current ^a	I _{D(on)}	$V_{DS} \ge 5 \text{ V}, \text{ V}_{GS} = 10 \text{ V}$	5	-	-	A
		$V_{GS} = 10 \text{ V}, \text{ I}_{D} = 5 \text{ A}$	-	0.065	0.082	Ω
Drain-Source On-State Resistance ^a	R _{DS(on)}	$V_{GS} = 4.5 \text{ V}, \text{ I}_{D} = 3 \text{ A}$	-	0.074	0.094	
Forward Transconductance ^a	g _{fs}	$V_{DS} = 20 \text{ V}, \text{ I}_{D} = 5 \text{ A}$	-	11	-	S
Dynamic ^b				•	•	•
Input Capacitance	Ciss		-	165	-	
Output Capacitance	C _{oss}	$V_{DS} = 20 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$	-	30	-	pF
Reverse Transfer Capacitance	C _{rss}		-	13	-	
Tatal Oata Ohanna	Q _g	$V_{DS} = 20 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 10 \text{ A}$	-	3.3	5	nC
Total Gate Charge			-	1.7	2.6	
Gate-Source Charge	Q _{gs}	V_{DS} = 20 V, V_{GS} = 4.5 V, I_{D} = 10 A	-	0.53	-	
Gate-Drain Charge	Q _{gd}		-	0.63	-	
Gate Resistance	Rg	f = 1 MHz	1.3	6.5	13	Ω
Turn-On Delay Time	t _{d(on)}		-	5	10	-
Rise Time	tr	V_{DD} = 20 V, R_L = 4 Ω	-	25	50	
Turn-Off Delay Time	t _{d(off)}	$I_D \cong 5$ A, V_{GEN} = 10 V, R_g = 1 Ω	-	7	15	
Fall Time	t _f		-	10	20	
Turn-On Delay Time	t _{d(on)}		-	11	20	- ns - -
Rise Time	t _r	V_{DD} = 20 V, R_L = 4 Ω	-	41	80	
Turn-Off Delay Time	t _{d(off)}	$I_D \cong 5$ A, V_{GEN} = 4.5 V, R_g = 1 Ω	-	9	20	
Fall Time	t _f		-	25	50	
Drain-Source Body Diode Characteristic	cs					
Continuous Source-Drain Diode Current	I _S	T _C = 25 °C	-	-	5.8	^
Pulse Diode Forward Current (t = 100 μ s)	I _{SM}		I	-	10	A
Body Diode Voltage	V _{SD}	$I_{S} = 5 \text{ A}, V_{GS} = 0 \text{ V}$	-	0.9	1.2	V
Body Diode Reverse Recovery Time	t _{rr}		-	15	30	ns
Body Diode Reverse Recovery Charge	Q _{rr}	L = 5 A dt/dt = 100 A/trp T = 25 °C	-	8	15	nC
Reverse Recovery Fall Time			-	9	-	
Reverse Recovery Rise Time			-	6	-	ns

Notes

a. Pulse test; pulse width \leq 300 µs, duty cycle \leq 2 %.

b. Guaranteed by design, not subject to production testing.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


2

For technical questions, contact: <u>pmostechsupport@vishay.com</u> THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u>





Vishay Siliconix


TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



On-Resistance vs. Drain Current and Gate Voltage







On-Resistance vs. Junction Temperature

S16-1127-Rev. A, 06-Jun-16

3


Document Number: 76424

For technical questions, contact: <u>pmostechsupport@vishay.com</u> THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT <u>www.vishay.com/doc?91000</u>



Vishay Siliconix

TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)




4



Si5948DU


Vishay Siliconix

TYPICAL CHARACTERISTICS (25 °C, unless otherwise noted)



Note

a. The power dissipation P_D is based on T_J (max.) = 150 °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.



Square Wave Pulse Duration (s) Normalized Thermal Transient Impedance, Junction-to-Case

10-2

10-1

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see www.vishay.com/ppg?76424.

Si5948DU

Vishay Siliconix

1



Normalized Effective Transient Thermal Impedance

0.01 10-4

0.2

0.1 0.0 0.1

0.02

Single Pulse


10-3


6

VISHAY, www.vishay.com

Vishay Siliconix

PowerPAK[®] ChipFET[®] Case Outline









Side view of dual


Side view of single



Detail Z



Backside view of single pad



DIM.		MILLIMETERS		INCHES			
DIN.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
А	0.70	0.75	0.85	0.028	0.030	0.033	
A1	0	-	0.05	0	-	0.002	
b	0.25	0.30	0.35	0.010	0.012	0.014	
С	0.15	0.20	0.25	0.006	0.008	0.010	
D	2.92	3.00	3.08	0.115	0.118	0.121	
D1	1.75	1.87	2.00	0.069	0.074	0.079	
D2	1.07	1.20	1.32	0.042	0.047	0.052	
D3	0.20	0.25	0.30	0.008	0.010	0.012	
E	1.82	1.90	1.98	0.072	0.075	0.078	
E1	1.38	1.50	1.63	0.054	0.059	0.064	
E2	0.92	1.05	1.17	0.036	0.041	0.046	
E3	0.45	0.50	0.55	0.018	0.020	0.022	
е		0.65 BSC			0.026 BSC		
Н	0.15	0.20	0.25	0.006	0.008	0.010	
К	0.25	-	-	0.010	-	-	
K1	0.30	-	-	0.012	-	-	
K2	0.20	-	-	0.008	-	-	
K3	0.20	-	-	0.008	-	-	
L	0.30	0.35	0.40	0.012	0.014	0.016	
C14-0630-Rev. E DWG: 5940	, 21-Jul-14						

Note

• Millimeters will govern


Revision: 21-Jul-14

1 For technical questions, contact: <u>pmostechsupport@vishay.com</u>

THIS DOCUMENT IS SUBJECT TO CHANGE WITHOUT NOTICE. THE PRODUCTS DESCRIBED HEREIN AND THIS DOCUMENT ARE SUBJECT TO SPECIFIC DISCLAIMERS, SET FORTH AT www.vishay.com/doc?91000 Vishay Siliconix



RECOMMENDED MINIMUM PADS FOR PowerPAK® ChipFET® Dual



Recommended Minimum Pads Dimensions in mm/(Inches)

Note: This is Flipped Mirror Image Pin #1 Location is Top Left Corner

Return to Index



Vishay

Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.