


256 x 64 Graphic OLED



FEATURES

- Type: graphic
- Display format: 256 x 64 dots
- Built-in controller: SSD1322
- Duty cycle: 1/64
- +3 V power supply
- Interface: 6800, 8000, and SPI
- With polarizer
- Material categorization: for definitions of compliance please see www.vishay.com/doc?99912


RoHS
COMPLIANT

| MECHANICAL DATA | | |
|------------------|--------------------|------|
| ITEM | STANDARD VALUE | UNIT |
| Module dimension | 84.0 x 25.8 x 2.05 | mm |
| Viewing area | 71.104 x 19.264 | |
| Active area | 69.098 x 17.258 | |
| Dot size | 0.248 x 0.248 | |
| Dot pitch | 0.27 x 0.27 | |
| Mounting hole | n/a | |

| ABSOLUTE MAXIMUM RATINGS | | | | |
|--|--------------------|----------------|-----------------|------|
| ITEM | SYMBOL | STANDARD VALUE | | UNIT |
| | | MIN. | MAX. | |
| Supply voltage for operation ⁽¹⁾⁽²⁾ | V _{CI} | -0.3 | 4 | V |
| Supply voltage for logic ⁽¹⁾⁽²⁾ | V _{DD} | -0.5 | 2.75 | |
| Supply voltage for I/O pins ⁽¹⁾⁽²⁾ | V _{DDI/O} | -0.5 | V _{CI} | |
| Supply voltage for display ⁽¹⁾⁽²⁾ | V _{CC} | -0.5 | 20 | |
| Operating temperature | T _{OP} | -40 | +80 | °C |
| Storage temperature | T _{STG} | -40 | +80 | |

Notes

- ⁽¹⁾ All the above voltages are on the basis of "V_{SS} = 0 V".
- ⁽²⁾ When this module is used beyond the above absolute maximum ratings, permanent breakage of the module may occur. Also, for normal operations, it is desirable to use this module under the conditions according to section 6 "Electrical Characteristics". If this module is used beyond these conditions, malfunctioning of the module can occur and the reliability of the module may deteriorate.

| ELECTRICAL CHARACTERISTICS | | | | | | |
|------------------------------------|-----------------|--------------------------|------------------------|------|------------------------|------|
| ITEM | SYMBOL | CONDITION | STANDARD VALUE | | | UNIT |
| | | | MIN. | TYP. | MAX. | |
| Supply voltage for logic | V _{CI} | ⁽¹⁾ | 2.8 | 3.0 | 3.3 | V |
| Supply voltage for display | V _{CC} | - | 14 | 14.5 | 15 | |
| Input high voltage | V _{IH} | - | 0.8 V _{DDI/O} | - | V _{DDI/O} | |
| Input low voltage | V _{IL} | - | 0 | - | 0.2 V _{DDI/O} | |
| Output high voltage | V _{OH} | - | 0.9 V _{DDI/O} | - | V _{DDI/O} | |
| Output low voltage | V _{OL} | - | 0 | - | 0.1 V _{DDI/O} | |
| 50 % check board operating current | I _{DD} | V _{CC} = 14.5 V | 23 | 25 | 32 | mA |

Note


- ⁽¹⁾ Supply voltage for logic = V_{DD} core power supply can be regulated from V_{CI}.

| EMITTING COLOR | | | | | MOQ | | | | |
|----------------|-------|-----|------|-------|--------|-------|-----|------|-------|
| YELLOW | GREEN | RED | BLUE | WHITE | YELLOW | GREEN | RED | BLUE | WHITE |
| - | Yes | - | - | - | - | Yes | - | - | - |



| INTERFACE PIN FUNCTION | | | | | | | | | | | | | | | | |
|--|--------------------|------------|---|---------------------|------------|------------|---------------------|---------------------|-----|---|---|---|---|-----|---|---|
| PIN NO. | SYMBOL | I/O | FUNCTION | | | | | | | | | | | | | |
| POWER SUPPLY | | | | | | | | | | | | | | | | |
| 26 | V _{CI} | P | Power supply for operation This is a voltage supply pin. It must be connected to external source and always be equal to or higher than V _{DD} and V _{DDI/O} . | | | | | | | | | | | | | |
| 25 | V _{DD} | P | Power supply for core logic circuit This is a voltage supply pin. It can be supplied externally (within the range of 2.4 V to 2.6 V) or regulated internally from V _{CI} . A capacitor should be connected between this pin and V _{SS} under all circumstances. | | | | | | | | | | | | | |
| 24 | V _{DDI/O} | P | Power supply for I/O pin This pin is a power supply pin of I/O buffer. It should be connected to V _{DD} or external source. All I/O signal should have V _{IH} reference to V _{DDI/O} . When I/O signal pins (BS0 to BS1, D0 to D7, control signals...) pull high, they should be connected to V _{DDI/O} . | | | | | | | | | | | | | |
| 2 | V _{SS} | P | Ground of logic circuit This is a ground pin. It also acts as a reference for the logic pins. It must be connected to external ground. | | | | | | | | | | | | | |
| 3, 29 | V _{CC} | P | Power supply for OLED panel These are the most positive voltage supply pin of the chip. They must be connected to external source. | | | | | | | | | | | | | |
| 5, 28 | V _{LSS} | P | Ground of analog circuit These are the analog ground pins. They should be connected to V _{SS} externally. | | | | | | | | | | | | | |
| DRIVER | | | | | | | | | | | | | | | | |
| 22 | I _{REF} | I | Current reference for brightness adjustment This pin is segment current reference pin. A resistor should be connected between this pin and V _{SS} . Set the current lower than 10 μA. | | | | | | | | | | | | | |
| 4 | V _{COMH} | P | Voltage output high level for COM signal This pin is the input pin for the voltage output high level for COM signals. A tantalum capacitor should be connected between this pin and V _{SS} . | | | | | | | | | | | | | |
| 27 | V _{SL} | P | Voltage output low level for SEG signal This is segment voltage reference pin. When external V _{SL} is not used, this pin should be left open. When external V _{SL} is used, this pin should connect with resistor and diode to ground. | | | | | | | | | | | | | |
| TESTING PADS | | | | | | | | | | | | | | | | |
| 21 | FR | O | Frame frequency triggering signal This pin will send out a signal that could be used to identify the driver status. Nothing should be connected to this pin. It should be left open individually. | | | | | | | | | | | | | |
| 16 | BS0 | I | Communicating protocol select These pins are MCU interface selection input. See the following table: | | | | | | | | | | | | | |
| 17 | BS1 | | | | | | | | | | | | | | | |
| <table border="1"> <thead> <tr> <th></th> <th>3-wire SPI</th> <th>4-wire SPI</th> <th>8-bit 68XX parallel</th> <th>8-bit 80XX parallel</th> </tr> </thead> <tbody> <tr> <td>BS0</td> <td>1</td> <td>0</td> <td>1</td> <td>0</td> </tr> <tr> <td>BS1</td> <td>0</td> <td>0</td> <td>1</td> <td>1</td> </tr> </tbody> </table> | | | | | 3-wire SPI | 4-wire SPI | 8-bit 68XX parallel | 8-bit 80XX parallel | BS0 | 1 | 0 | 1 | 0 | BS1 | 0 | 0 |
| | 3-wire SPI | 4-wire SPI | 8-bit 68XX parallel | 8-bit 80XX parallel | | | | | | | | | | | | |
| BS0 | 1 | 0 | 1 | 0 | | | | | | | | | | | | |
| BS1 | 0 | 0 | 1 | 1 | | | | | | | | | | | | |
| 20 | RES# | I | Power reset for controller and driver This pin is reset signal input. When the pin is low, initialization of the chip is executed. | | | | | | | | | | | | | |
| 19 | CS# | I | Chip select This pin is the chip select input. The chip is enabled for MCU communication only when CS# is pulled low. | | | | | | | | | | | | | |
| 18 | D / C# | I | Data / command control This pin is data / command control pin. When the pin is pulled high, the input at D7 to D0 is treated as display data. When the pin is pulled low, the input at D7 to D0 will be transferred to the command register. For detail relationship to MCU interface signals, please refer to the timing characteristics diagrams. | | | | | | | | | | | | | |
| 14 | E / RD# | I | Read / write enable or read This pin is MCU interface input. When interfacing to a 68XX-series microprocessor, this pin will be used as the enable (E) signal. Read / write operation is initiated when this pin is pulled high and the CS# is pulled low. When connecting to an 80XX microprocessor, this pin receives the read (RD#) signal. Data read operation is initiated when this pin is pulled low and CS# is pulled low. When serial mode is selected, this pin must be connected to V _{SS} . | | | | | | | | | | | | | |

| INTERFACE PIN FUNCTION | | | |
|------------------------|----------|-----|--|
| PIN NO. | SYMBOL | I/O | FUNCTION |
| 15 | R / W# | I | Read / write select or write This pin is MCU interface input. When interfacing to a 68XX-series microprocessor, this pin will be used as read / write (R / W#) selection input. Pull this pin to "high" for read mode and pull it to "low" for write mode. When 80XX interface mode is selected, this pin will be the write (WR#) input. Data write operation is initiated when this pin is pulled low and the CS# is pulled low. When serial mode is selected, this pin must be connected to V _{SS} . |
| 6 to 13 | D7 to D0 | I/O | Host data input / output bus These pins are 8-bit bi-directional data bus to be connected to the microprocessor's data bus. When serial mode is selected, D1 will be the serial data input SDIN and D0 will be the serial clock input SCLK. Unused pins must be connected to V _{SS} except for D2 in serial mode. |
| RESERVE | | | |
| 23 | NC | - | Reserved pin The NC pin between function pins are reserved for compatible and flexible design. |
| 1, 30 | NC (GND) | - | Reserved pin (supporting pin) The supporting pins can reduce the influences from stresses on the function pins. These pins must be connected to external ground. |





1. Module Classification Information

OLED -256 Y 064 A G P P 3 N 0 0 000

1 2 3 4 5 6 7 8 9 10 11 12 13


| | | | |
|----|---|--|------------|
| 1 | Brand : Vishay Intertechnology, Inc. | | |
| 2 | Horizontal Format: 256 columns | | |
| 3 | Display Type : Y→Character Type, H→Graphic Type, Y→Tab Type ,O→Cog Type | | |
| 4 | Vertical Format: 64 lines | | |
| 5 | Series code: A | | |
| 6 | Emitting Color | A : Amber | R : RED |
| | | B : Blue | W : White |
| | | G : Green | L : Yellow |
| 7 | Polarizer | P : With Polarizer; N: Without Polarizer | |
| 8 | Display Mode | P : Passive Matrix ; A: Active Matrix | |
| 9 | Driver Voltage | 3: 3.0 V; 5: 5.0V | |
| 10 | Touch Panel | N : Without touch panel; T: With touch panel | |
| 11 | Products type | 0 : Standard type 1. Sunlight Readable type 2. Transparent OLED (TOLED) 3. Flexible OLED 4. OLED for Lighting | |
| 12 | Product grades | Product grades: 0 : Standard(A-level) 2 : B-level 3 : C-level 4 : high class(AA-level) 5 : Customer offerings | |
| 13 | Serial No. | Application serial number(000~ZZZ) | |



2.General Specification


| Item | Dimension | Unit |
|------------------|-------------------------|------|
| Dot Matrix | 256 x 64 Dots | — |
| Module dimension | 84.0 × 25.8 × 2.05 (mm) | mm |
| Active Area | 69.098 × 17.258 (mm) | mm |
| Pixel Size | 0.248 × 0.248 (mm) | mm |
| Pixel Pitch | 0.27 × 0.27 (mm) | mm |
| Display Mode | Passive Matrix | |
| Display Color | Green | |
| Drive Duty | 1/64 Duty | |
| IC | SSD1322 | |

3. Contour Drawing & Block Diagram



| PIN NO. | SYMBOL |
|---------|---------|
| 1 | NC(GND) |
| 2 | VSS |
| 3 | VCC |
| 4 | VCOMH |
| 5 | VLSS |
| 6 | D7 |
| 7 | D6 |
| 8 | D5 |
| 9 | D4 |
| 10 | D3 |
| 11 | D2 |
| 12 | D1 |
| 13 | D0 |
| 14 | E/RD# |
| 15 | R/W# |
| 16 | BS0 |
| 17 | BS1 |
| 18 | DC# |
| 19 | CS# |
| 20 | RES# |
| 21 | FR |
| 22 | IREF |
| 23 | NC |
| 24 | VDDIO |
| 25 | VDD |
| 26 | VCI |
| 27 | VSL |
| 28 | VLSS |
| 29 | VCC |
| 30 | NC(GND) |

FUNCTION BLOCK DIAGRAM



*For more information, please refer to the SSD1322 datasheet.

4. Interface Pin Function

| Pin Number | Symbol | I/O | Function |
|---------------------|--------|-----|---|
| Power Supply | | | |
| 26 | VCI | P | Power Supply for Operation This is a voltage supply pin. It must be connected to external source & always be equal to or higher than VDD & VDDIO. |
| 25 | VDD | P | Power Supply for Core Logic Circuit This is a voltage supply pin. It can be supplied externally (within the range of 2.4~2.6V) or regulated internally from VCI. A capacitor should be connected between this pin & VSS under all circumstances. |
| 24 | VDDIO | P | Power Supply for I/O Pin This pin is a power supply pin of I/O buffer. It should be connected to VDD or external source. All I/O signal should have VIH reference to VDDIO. When I/O signal pins (BS0~BS1, D0~D7, control signals...) pull high, they should be connected to VDDIO. |
| 2 | VSS | P | Ground of Logic Circuit This is a ground pin. It also acts as a reference for the logic pins. It must be connected to external ground. |
| 3,29 | VCC | P | Power Supply for OLED Panel These are the most positive voltage supply pin of the chip. They must be connected to external source. |
| 5,28 | VLSS | P | Ground of Analog Circuit These are the analog ground pins. They should be connected to VSS externally. |
| Driver | | | |
| 22 | IREF | I | Current Reference for Brightness Adjustment This pin is segment current reference pin. A resistor should be connected between this pin and VSS. Set the current lower than 10uA. |
| 4 | VCOMH | P | Voltage Output High Level for COM Signal This pin is the input pin for the voltage output high level for COM signals. A tantalum capacitor should be connected between this pin and VSS. |
| 27 | VSL | P | Voltage Output Low Level for SEG Signal This is segment voltage reference pin. When external VSL is not used, this pin should be left open. When external VSL is used, this pin should connect with resistor and diode to ground. |
| Testing Pads | | | |
| 21 | FR | O | Frame Frequency Triggering Signal This pin will send out a signal that could be used to identify the driver status. Nothing should be connected to this pin. It should be left open individually. |
| 16 | BS0 | I | Communicating Protocol Select These pins are MCU interface selection input. See the following table: |
| 17 | BS1 | | |



| | | | | | BS0 | BS1 |
|----------------|------------|-----|--|---|-----|-----|
| | | | 3-wire SPI | 1 | 0 | |
| | | | 4-wire SPI | 0 | 0 | |
| | | | 8-bit 68XX Parallel | 1 | 1 | |
| | | | 8-bit 80XX Parallel | 0 | 1 | |
| 20 | RES# | I | Power Reset for Controller and Driver This pin is reset signal input. When the pin is low, initialization of the chip is executed. | | | |
| 19 | CS# | I | Chip Select This pin is the chip select input. The chip is enabled for MCU communication only when CS# is pulled low. | | | |
| 18 | D/C# | I | Data/Command Control This pin is Data/Command control pin. When the pin is pulled high, the input at D7~D0 is treated as display data. When the pin is pulled low, the input at D7~D0 will be transferred to the command register. For detail relationship to MCU interface signals, please refer to the Timing Characteristics Diagrams. | | | |
| 14 | E/RD# | I | Read/Write Enable or Read This pin is MCU interface input. When interfacing to a 68XX-series microprocessor, this pin will be used as the Enable (E) signal. Read/write operation is initiated when this pin is pulled high and the CS# is pulled low. When connecting to an 80XX-microprocessor, this pin receives the Read (RD#) signal. Data read operation is initiated when this pin is pulled low and CS# is pulled low. When serial mode is selected, this pin must be connected to VSS. | | | |
| 15 | R/W# | I | Read/Write Select or Write This pin is MCU interface input. When interfacing to a 68XX-series microprocessor, this pin will be used as Read/Write (R/W#) selection input. Pull this pin to "High" for read mode and pull it to "Low" for write mode. When 80XX interface mode is selected, this pin will be the Write (WR#) input. Data write operation is initiated when this pin is pulled low and the CS# is pulled low. When serial mode is selected, this pin must be connected to VSS. | | | |
| 6~13 | D7~D0 | I/O | Host Data Input/Output Bus These pins are 8-bit bi-directional data bus to be connected to the microprocessor's data bus. When serial mode is selected, D1 will be the serial data input SDIN and D0 will be the serial clock input SCLK. Unused pins must be connected to VSS except for D2 in serial mode. | | | |
| Reserve | | | | | | |
| 23 | N.C. | - | Reserved Pin The N.C. pin between function pins are reserved for compatible and flexible design. | | | |
| 1,30 | N.C. (GND) | - | Reserved Pin (Supporting Pin) The supporting pins can reduce the influences from stresses on the function pins. These pins must be connected to external ground. | | | |



5. Absolute Maximum Ratings

| Parameter | Symbol | Min | Max | Unit | Notes |
|------------------------------|--------|------|------|------|-------|
| Supply Voltage for Operation | VCI | -0.3 | 4 | V | 1, 2 |
| Supply Voltage for Logic | VDD | -0.5 | 2.75 | V | 1, 2 |
| Supply Voltage for I/O Pins | VDDIO | -0.5 | VCI | V | 1, 2 |
| Supply Voltage for Display | VCC | -0.5 | 20 | V | 1, 2 |
| Operating Temperature | TOP | -40 | 80 | °C | - |
| Storage Temperature | TSTG | -40 | 80 | °C | - |

Note 1: All the above voltages are on the basis of "VSS = 0V".

Note 2: When this module is used beyond the above absolute maximum ratings, permanent breakage of the module may occur. Also, for normal operations, it is desirable to use this module under the conditions according to Section 6 "Electrical Characteristics". If this module is used beyond these conditions, malfunctioning of the module can occur and the reliability of the module may deteriorate




6. Electrical Characteristics

| Item | Symbol | Condition | Min | Typ | Max | Unit |
|-----------------------------------|--------|-------------|-----------------------|------|-----------------------|------|
| Supply Voltage for Logic | VCI | Note | 2.8 | 3.0 | 3.3 | V |
| Supply Voltage for Display | VCC | — | 14 | 14.5 | 15 | V |
| High Level Input | VIH | — | $0.8 \times V_{DDIO}$ | — | V_{DDIO} | V |
| Low Level Input | VIL | — | 0 | — | $0.2 \times V_{DDIO}$ | V |
| High Level Output | VOH | — | $0.9 \times V_{DDIO}$ | — | V_{DDIO} | V |
| Low Level Output | VOL | — | 0 | — | $0.1 \times V_{DDIO}$ | V |
| 50% Check Board operating Current | | VCC = 14.5V | 23 | 25 | 32 | mA |

Note: Supply Voltage for Logic = VDD core power supply can be regulated from VCI.

7. Optical Characteristics

| Item | Symbol | Condition | Min | Typ | Max | Unit |
|---|--------------|-----------|--------|------|------|-------------------|
| View Angle | (V) θ | | 160 | | | deg |
| | (H) ϕ | | 160 | | | deg |
| Contrast Ratio | CR | Dark | 2000:1 | | — | — |
| Response Time | T rise | — | | 10 | | μ s |
| | T fall | — | | 10 | | μ s |
| Display with 50% check Board Brightness | | | 120 | 140 | | cd/m ² |
| CIEx(Green) | | (CIE1931) | 0.24 | 0.28 | 0.32 | |
| CIEy(Green) | | (CIE1931) | 0.59 | 0.63 | 0.67 | |





8.OLED Lifetime


| ITEM | Conditions | Min | Typ | Remark |
|---------------------|--|------------|-----|--------|
| Operating Life Time | Ta=25°C / Initial 50% check board brightness Typical Value | 40,000 Hrs | — | Note |

Notes:

1. Life time is defined the amount of time when the luminance has decayed to <50% of the initial value.
2. This analysis method uses life data obtained under accelerated conditions to extrapolate an estimated probability density function (*pdf*) for the product under normal use conditions.
3. Screen saving mode will extend OLED lifetime.

9. Reliability

Content of Reliability Test

| Environmental Test | | | |
|------------------------------------|--|--|---------------------|
| Test Item | Content of Test | Test Condition | Applicable Standard |
| High Temperature storage | Endurance test applying the high storage temperature for a long time. | 80□ 240hrs | — |
| Low Temperature storage | Endurance test applying the low storage temperature for a long time. | -40□ 240hrs | — |
| High Temperature Operation | Endurance test applying the electric stress (Voltage & Current) and the thermal stress to the element for a long time. | 80□ 240hrs | — |
| Low Temperature Operation | Endurance test applying the electric stress under low temperature for a long time. | -40□ 240hrs | — |
| High Temperature/ Humidity Storage | Endurance test applying the high temperature and high humidity storage for a long time. | 60□, 90%RH 240hrs | — |
| Temperature Cycle | Endurance test applying the low and high temperature cycle.  | -40□/80□ 100 cycles | — |
| Mechanical Test | | | |
| Vibration test | Endurance test applying the vibration during transportation and using. | 10~22Hz→1.5mmp-p 22~500Hz→1.5G Total 0.5hr | — |
| Shock test | Constructional and mechanical endurance test applying the shock during transportation. | 50G Half sin wave 11 ms 3 times of each direction | — |
| Atmospheric pressure test | Endurance test applying the atmospheric pressure during transportation by air. | 115mbar 40hrs | — |
| Others | | | |
| Static electricity test | Endurance test applying the electric stress to the terminal. | VS=800V, RS=1.5kΩ CS=100pF 1 time | — |

*** Supply voltage for OLED system =Operating voltage at 25°C



Test and measurement conditions

1. All measurements shall not be started until the specimens attain to temperature stability. After the completion of the described reliability test, the samples were left at room temperature for 2 hrs prior to conducting the failure test at $23\pm 5^{\circ}\text{C}$; $55\pm 15\%$ RH.
2. All-pixels-on is used as operation test pattern.
3. The degradation of Polarizer are ignored for High Temperature storage, High Temperature/ Humidity Storage, Temperature Cycle

Evaluation criteria



1. The function test is OK.
2. No observable defects.
3. Luminance: $> 50\%$ of initial value.
4. Current consumption: within $\pm 50\%$ of initial value.



APPENDIX:




RESIDUE IMAGE

Because the pixels are lighted in different time, the luminance of active pixels may reduce or differ from inactive pixels. Therefore, the residue image will occur. To avoid the residue image, every pixel needs to be lighted up uniformly.

10. Inspection Specification

| NO | Item | Criterion | AQL | | | | | | | | | | | | | | |
|-------------------------|--|---|-------------|-----------------|------------------|-----------------|-------------------------|-----------------|-------------------------|----------------------|---------------|--------------|----------------------|-----|------------|---------------|-----|
| 01 | Electrical Testing | 1.1 Missing vertical, horizontal segment, segment contrast defect. 1.2 Missing character, dot or icon. 1.3 Display malfunction. 1.4 No function or no display. 1.5 Current consumption exceeds product specifications. 1.6 OLED viewing angle defect. 1.7 Mixed product types. 1.8 Contrast defect. | 0.65 | | | | | | | | | | | | | | |
| 02 | Black or white spots on OLED (display only) | 2.1 White and black spots on display $\leq 0.25\text{mm}$, no more than three white or black spots present. 2.2 Densely spaced: No more than two spots or lines within 3mm. | 2.5 | | | | | | | | | | | | | | |
| 03 | OLED black spots, white spots, contamination (non-display) | 3.1 Round type : As following drawing $\Phi = (x + y) / 2$  <table border="1" style="margin-left: 20px;"> <thead> <tr> <th>SIZE</th> <th>Acceptable Q TY</th> </tr> </thead> <tbody> <tr> <td>$\Phi \leq 0.10$</td> <td>Accept no dense</td> </tr> <tr> <td>$0.10 < \Phi \leq 0.20$</td> <td>2</td> </tr> <tr> <td>$0.20 < \Phi \leq 0.25$</td> <td>1</td> </tr> <tr> <td>$0.25 < \Phi$</td> <td>0</td> </tr> </tbody> </table> | SIZE | Acceptable Q TY | $\Phi \leq 0.10$ | Accept no dense | $0.10 < \Phi \leq 0.20$ | 2 | $0.20 < \Phi \leq 0.25$ | 1 | $0.25 < \Phi$ | 0 | 2.5 | | | | |
| SIZE | Acceptable Q TY | | | | | | | | | | | | | | | | |
| $\Phi \leq 0.10$ | Accept no dense | | | | | | | | | | | | | | | | |
| $0.10 < \Phi \leq 0.20$ | 2 | | | | | | | | | | | | | | | | |
| $0.20 < \Phi \leq 0.25$ | 1 | | | | | | | | | | | | | | | | |
| $0.25 < \Phi$ | 0 | | | | | | | | | | | | | | | | |
| | | 3.2 Line type : (As following drawing)  <table border="1" style="margin-left: 20px;"> <thead> <tr> <th>Length</th> <th>Width</th> <th>Acceptable Q TY</th> </tr> </thead> <tbody> <tr> <td>---</td> <td>$W \leq 0.02$</td> <td>Accept no dense</td> </tr> <tr> <td>$L \leq 3.0$</td> <td>$0.02 < W \leq 0.03$</td> <td rowspan="2">2</td> </tr> <tr> <td>$L \leq 2.5$</td> <td>$0.03 < W \leq 0.05$</td> </tr> <tr> <td>---</td> <td>$0.05 < W$</td> <td>As round type</td> </tr> </tbody> </table> | Length | Width | Acceptable Q TY | --- | $W \leq 0.02$ | Accept no dense | $L \leq 3.0$ | $0.02 < W \leq 0.03$ | 2 | $L \leq 2.5$ | $0.03 < W \leq 0.05$ | --- | $0.05 < W$ | As round type | 2.5 |
| Length | Width | Acceptable Q TY | | | | | | | | | | | | | | | |
| --- | $W \leq 0.02$ | Accept no dense | | | | | | | | | | | | | | | |
| $L \leq 3.0$ | $0.02 < W \leq 0.03$ | 2 | | | | | | | | | | | | | | | |
| $L \leq 2.5$ | $0.03 < W \leq 0.05$ | | | | | | | | | | | | | | | | |
| --- | $0.05 < W$ | As round type | | | | | | | | | | | | | | | |
| 04 | Polarizer bubbles | If bubbles are visible, judge using black spot specifications, not easy to find, must check in specify direction. <table border="1" style="margin-left: 20px;"> <thead> <tr> <th>Size Φ</th> <th>Acceptable Q TY</th> </tr> </thead> <tbody> <tr> <td>$\Phi \leq 0.20$</td> <td>Accept no dense</td> </tr> <tr> <td>$0.20 < \Phi \leq 0.50$</td> <td>3</td> </tr> <tr> <td>$0.50 < \Phi \leq 1.00$</td> <td>2</td> </tr> <tr> <td>$1.00 < \Phi$</td> <td>0</td> </tr> <tr> <td>Total Q TY</td> <td>3</td> </tr> </tbody> </table> | Size Φ | Acceptable Q TY | $\Phi \leq 0.20$ | Accept no dense | $0.20 < \Phi \leq 0.50$ | 3 | $0.50 < \Phi \leq 1.00$ | 2 | $1.00 < \Phi$ | 0 | Total Q TY | 3 | 2.5 | | |
| Size Φ | Acceptable Q TY | | | | | | | | | | | | | | | | |
| $\Phi \leq 0.20$ | Accept no dense | | | | | | | | | | | | | | | | |
| $0.20 < \Phi \leq 0.50$ | 3 | | | | | | | | | | | | | | | | |
| $0.50 < \Phi \leq 1.00$ | 2 | | | | | | | | | | | | | | | | |
| $1.00 < \Phi$ | 0 | | | | | | | | | | | | | | | | |
| Total Q TY | 3 | | | | | | | | | | | | | | | | |

| NO | Item | Criterion | AQL | | | | | | | | | | | | | | | | | | |
|--------------------|-----------------------|---|-------------------|---------------|----------------|---------------|-----------------------|---------------|--------------------|-----------------|---------------|-------------------|---------------|----------------|---------------|-----------------------|---------------|--------------------|-----------------|---------------|-----|
| 05 | Scratches | Follow NO.3 OLED black spots, white spots, contamination | | | | | | | | | | | | | | | | | | | |
| 06 | Chipped glass | <p>Symbols Define: x: Chip length y: Chip width z: Chip thickness k: Seal width t: Glass thickness a: OLED side length L: Electrode pad length:</p> <p>6.1 General glass chip : 6.1.1 Chip on panel surface and crack between panels:</p>  <table border="1" data-bbox="397 808 1201 955"> <tr> <td>z: Chip thickness</td> <td>y: Chip width</td> <td>x: Chip length</td> </tr> <tr> <td>$Z \leq 1/2t$</td> <td>Not over viewing area</td> <td>$x \leq 1/8a$</td> </tr> <tr> <td>$1/2t < z \leq 2t$</td> <td>Not exceed 1/3k</td> <td>$x \leq 1/8a$</td> </tr> </table> <p>⊙ If there are 2 or more chips, x is total length of each chip.</p> <p>6.1.2 Corner crack:</p>  <table border="1" data-bbox="397 1291 1201 1438"> <tr> <td>z: Chip thickness</td> <td>y: Chip width</td> <td>x: Chip length</td> </tr> <tr> <td>$Z \leq 1/2t$</td> <td>Not over viewing area</td> <td>$x \leq 1/8a$</td> </tr> <tr> <td>$1/2t < z \leq 2t$</td> <td>Not exceed 1/3k</td> <td>$x \leq 1/8a$</td> </tr> </table> <p>⊙ If there are 2 or more chips, x is the total length of each chip.</p> | z: Chip thickness | y: Chip width | x: Chip length | $Z \leq 1/2t$ | Not over viewing area | $x \leq 1/8a$ | $1/2t < z \leq 2t$ | Not exceed 1/3k | $x \leq 1/8a$ | z: Chip thickness | y: Chip width | x: Chip length | $Z \leq 1/2t$ | Not over viewing area | $x \leq 1/8a$ | $1/2t < z \leq 2t$ | Not exceed 1/3k | $x \leq 1/8a$ | 2.5 |
| z: Chip thickness | y: Chip width | x: Chip length | | | | | | | | | | | | | | | | | | | |
| $Z \leq 1/2t$ | Not over viewing area | $x \leq 1/8a$ | | | | | | | | | | | | | | | | | | | |
| $1/2t < z \leq 2t$ | Not exceed 1/3k | $x \leq 1/8a$ | | | | | | | | | | | | | | | | | | | |
| z: Chip thickness | y: Chip width | x: Chip length | | | | | | | | | | | | | | | | | | | |
| $Z \leq 1/2t$ | Not over viewing area | $x \leq 1/8a$ | | | | | | | | | | | | | | | | | | | |
| $1/2t < z \leq 2t$ | Not exceed 1/3k | $x \leq 1/8a$ | | | | | | | | | | | | | | | | | | | |

| NO | Item | Criterion | AQL | | | | | | | | | | | | | | | | |
|-----------------------|----------------|--|---------------|----------------|-------------------|-----------------------|---------------|----------------|---------------|----------------|-------------------|------------|---------------|----------------|----------|-----------|---------------|------------|-----|
| 06 | Glass crack | <p>Symbols :</p> <p>x: Chip length y: Chip width z: Chip thickness k: Seal width t: Glass thickness a: OLED side length L: Electrode pad length</p> <p>6.2 Protrusion over terminal :</p> <p>6.2.1 Chip on electrode pad :</p>  <table border="1" data-bbox="329 720 1138 793"> <tr> <td>y: Chip width</td> <td>x: Chip length</td> <td>z: Chip thickness</td> </tr> <tr> <td>$y \leq 0.5\text{mm}$</td> <td>$x \leq 1/8a$</td> <td>$0 < z \leq t$</td> </tr> </table> <p>6.2.2 Non-conductive portion:</p>  <table border="1" data-bbox="391 1087 1138 1192"> <tr> <td>y: Chip width</td> <td>x: Chip length</td> <td>z: Chip thickness</td> </tr> <tr> <td>$y \leq L$</td> <td>$x \leq 1/8a$</td> <td>$0 < z \leq t$</td> </tr> </table> <ul style="list-style-type: none"> ⊙ If the chipped area touches the ITO terminal, over 2/3 of the ITO must remain and be inspected according to electrode terminal specifications. ⊙ If the product will be heat sealed by the customer, the alignment mark not be damaged. <p>6.2.3 Substrate protuberance and internal crack.</p>  <table border="1" data-bbox="691 1413 1143 1486"> <tr> <td>y: width</td> <td>x: length</td> </tr> <tr> <td>$y \leq 1/3L$</td> <td>$x \leq a$</td> </tr> </table> | y: Chip width | x: Chip length | z: Chip thickness | $y \leq 0.5\text{mm}$ | $x \leq 1/8a$ | $0 < z \leq t$ | y: Chip width | x: Chip length | z: Chip thickness | $y \leq L$ | $x \leq 1/8a$ | $0 < z \leq t$ | y: width | x: length | $y \leq 1/3L$ | $x \leq a$ | 2.5 |
| y: Chip width | x: Chip length | z: Chip thickness | | | | | | | | | | | | | | | | | |
| $y \leq 0.5\text{mm}$ | $x \leq 1/8a$ | $0 < z \leq t$ | | | | | | | | | | | | | | | | | |
| y: Chip width | x: Chip length | z: Chip thickness | | | | | | | | | | | | | | | | | |
| $y \leq L$ | $x \leq 1/8a$ | $0 < z \leq t$ | | | | | | | | | | | | | | | | | |
| y: width | x: length | | | | | | | | | | | | | | | | | | |
| $y \leq 1/3L$ | $x \leq a$ | | | | | | | | | | | | | | | | | | |



| NO | Item | Criterion | AQL |
|----|--------------------|---|---|
| 07 | Cracked glass | The OLED with extensive crack is not acceptable. | 2.5 |
| 08 | Backlight elements | 8.1 Illumination source flickers when lit. 8.2 Spots or scratched that appear when lit must be judged. Using OLED spot, lines and contamination standards. 8.3 Backlight doesn't light or color wrong. | 0.65 2.5 0.65 |
| 09 | Bezel | 9.1 Bezel may not have rust, be deformed or have fingerprints, stains or other contamination. 9.2 Bezel must comply with job specifications. | 2.5 0.65 |
| 10 | PCB, COB | 10.1 COB seal may not have pinholes larger than 0.2mm or contamination. 10.2 COB seal surface may not have pinholes through to the IC. 10.3 The height of the COB should not exceed the height indicated in the assembly diagram. 10.4 There may not be more than 2mm of sealant outside the seal area on the PCB. And there should be no more than three places. 10.5 No oxidation or contamination PCB terminals. 10.6 Parts on PCB must be the same as on the production characteristic chart. There should be no wrong parts, missing parts or excess parts. 10.7 The jumper on the PCB should conform to the product characteristic chart. 10.8 If solder gets on bezel tab pads, OLED pad, zebra pad or screw hold pad, make sure it is smoothed down. | 2.5 2.5 0.65 2.5 2.5 0.65 0.65 2.5 |
| 11 | Soldering | 11.1 No un-melted solder paste may be present on the PCB. 11.2 No cold solder joints, missing solder connections, oxidation or icicle. 11.3 No residue or solder balls on PCB. 11.4 No short circuits in components on PCB. | 2.5 2.5 2.5 0.65 |



| NO | Item | Criterion | AQL |
|----|--------------------|---|------|
| 12 | General appearance | 12.1 No oxidation, contamination, curves or, bends on interface Pin (OLB) of TCP. | 2.5 |
| | | 12.2 No cracks on interface pin (OLB) of TCP. | 0.65 |
| | | 12.3 No contamination, solder residue or solder balls on product. | 2.5 |
| | | 12.4 The IC on the TCP may not be damaged, circuits. | 2.5 |
| | | 12.5 The uppermost edge of the protective strip on the interface pin must be present or look as if it cause the interface pin to sever. | 2.5 |
| | | 12.6 The residual rosin or tin oil of soldering (component or chip component) is not burned into brown or black color. | 2.5 |
| | | 12.7 Sealant on top of the ITO circuit has not hardened. | 0.65 |
| | | 12.8 Pin type must match type in specification sheet. | 0.65 |
| | | 12.9 OLED pin loose or missing pins. | 0.65 |
| | | 12.10 Product packaging must the same as specified on packaging specification sheet. | 0.65 |
| | | 12.11 Product dimension and structure must conform to product specification sheet. | 0.65 |

| Check Item | Classification | Criteria |
|--|----------------|----------|
| No Display | Major | |
| Missing Line | Major | |
| Pixel Short | Major | |
| Darker Short | Major | |
| Wrong Display | Major | |
| Un-uniform $B/A \times 100\% < 70\%$ $A/C \times 100\% < 70\%$ | Major | |




11. Precautions in Use of OLED Modules

Modules

- (1) Avoid applying excessive shocks to module or making any alterations or modifications to it.
- (2) Don't make extra holes on the printed circuit board, modify its shape or change the components of OLED display module.
- (3) Don't disassemble the OLED display module.
- (4) Don't operate it above the absolute maximum rating.
- (5) Don't drop, bend or twist OLED display module.
- (6) Soldering: only to the I/O terminals.
- (7) Storage: please storage in anti-static electricity container and clean environment.
- (8) It's pretty common to use "Screen Saver" to extend the lifetime and Don't use fix information for long time in real application.
- (9) Don't use fixed information in OLED panel for long time, that will extend "screen burn" effect time..
- (10) Vishay has the right to change the passive components, including R2 and R3 adjust resistors. (Resistors, capacitors and other passive components will have different appearance and color caused by the different supplier.)
- (11) Vishay has the right to change the PCB Rev. (In order to satisfy the supplying stability, management optimization and the best product performance...etc, under the premise of not affecting the electrical characteristics and external dimensions, Vishay has the right to modify the version.)

11.1. Handling Precautions

- (1) Since the display panel is being made of glass, do not apply mechanical impacts such as dropping from a high position.
- (2) If the display panel is broken by some accident and the internal organic substance leaks out, be careful not to inhale nor lick the organic substance.
- (3) If pressure is applied to the display surface or its neighborhood of the OLED display module, the cell structure may be damaged and be careful not to apply pressure to these sections.
- (4) The polarizer covering the surface of the OLED display module is soft and easily scratched. Please be careful when handling the OLED display module.
- (5) When the surface of the polarizer of the OLED display module has soil, clean the surface. It takes advantage of by using following adhesion tape.
 - * Scotch Mending Tape No. 810 or an equivalentNever try to breathe upon the soiled surface nor wipe the surface using cloth containing solvent such as ethyl alcohol, since the surface of the polarizer will become cloudy. Also, pay attention that the following liquid and solvent may spoil the polarizer:
 - * Water
 - * Ketone
 - * Aromatic Solvents
- (6) Hold OLED display module very carefully when placing OLED display module into the System housing. Do not apply excessive stress or pressure to OLED display module. And, do not over bend the film with electrode pattern layouts. These stresses will influence the display performance. Also, secure sufficient rigidity for the outer cases.



- (7) Do not apply stress to the LSI chips and the surrounding molded sections.
- (8) Do not disassemble nor modify the OLED display module.
- (9) Do not apply input signals while the logic power is off.
- (10) Pay sufficient attention to the working environments when handing OLED display modules to prevent occurrence of element breakage accidents by static electricity.
 - * Be sure to make human body grounding when handling OLED display modules.
 - * Be sure to ground tools to use or assembly such as soldering irons.
 - * To suppress generation of static electricity, avoid carrying out assembly work under dry environments.
 - * Protective film is being applied to the surface of the display panel of the OLED display module. Be careful since static electricity may be generated when exfoliating the protective film.
- (11) Protection film is being applied to the surface of the display panel and removes the protection film before assembling it. At this time, if the OLED display module has been stored for a long period of time, residue adhesive material of the protection film may remain on the surface of the display panel after removed of the film. In such case, remove the residue material by the method introduced in the above Section 5.
- (12) If electric current is applied when the OLED display module is being dewed or when it is placed under high humidity environments, the electrodes may be corroded and be careful to avoid the above.

11.2. Storage Precautions

- (1) When storing OLED display modules, put them in static electricity preventive bags avoiding exposure to direct sun light nor to lights of fluorescent lamps. and, also, avoiding high temperature and high humidity environment or low temperature (less than 0°C) environments.
(We recommend you to store these modules in the packaged state when they were shipped from Vishay Intertechnology Inc.
At that time, be careful not to let water drops adhere to the packages or bags nor let dewing occur with them.
- (2) If electric current is applied when water drops are adhering to the surface of the OLED display module, when the OLED display module is being dewed or when it is placed under high humidity environments, the electrodes may be corroded and be careful about the above.

11.3. Designing Precautions

- (1) The absolute maximum ratings are the ratings which cannot be exceeded for OLED display module, and if these values are exceeded, panel damage may be happen.
- (2) To prevent occurrence of malfunctioning by noise, pay attention to satisfy the VIL and VIH specifications and, at the same time, to make the signal line cable as short as possible.
- (3) We recommend you to install excess current preventive unit (fuses, etc.) to the power circuit (VDD). (Recommend value: 0.5A)
- (4) Pay sufficient attention to avoid occurrence of mutual noise interference with the neighboring devices.
- (5) As for EMI, take necessary measures on the equipment side basically.



- (6) When fastening the OLED display module, fasten the external plastic housing section.
- (7) If power supply to the OLED display module is forcibly shut down by such errors as taking out the main battery while the OLED display panel is in operation, we cannot guarantee the quality of this OLED display module.

* Connection (contact) to any other potential than the above may lead to rupture of the IC.11.4.

Precautions when disposing of the OLED display modules

- 1) Request the qualified companies to handle industrial wastes when disposing of the OLED display modules. Or, when burning them, be sure to observe the environmental and hygienic laws and regulations.

11.5. Other Precautions

- (1) When an OLED display module is operated for a long of time with fixed pattern may remain as an after image or slight contrast deviation may occur.

Nonetheless, if the operation is interrupted and left unused for a while, normal state can be restored. Also, there will be no problem in the reliability of the module.

- (2) To protect OLED display modules from performance drops by static electricity rapture, etc., do not touch the following sections whenever possible while handling the OLED display modules.

* Pins and electrodes

* Pattern layouts such as the TCP & FPC

- (3) With this OLED display module, the OLED driver is being exposed. Generally speaking, semiconductor elements change their characteristics when light is radiated according to the principle of the solar battery. Consequently, if this OLED driver is exposed to light, malfunctioning may occur.

* Design the product and installation method so that the OLED driver may be shielded from light in actual usage.

* Design the product and installation method so that the OLED driver may be shielded from light during the inspection processes.

- (4) Although this OLED display module stores the operation state data by the commands and the indication data, when excessive external noise, etc. enters into the module, the internal status may be changed. It therefore is necessary to take appropriate measures to suppress noise generation or to protect from influences of noise on the system design.

- (5) We recommend you to construct its software to make periodical refreshment of the operation statuses (re-setting of the commands and re-transference of the display data) to cope with catastrophic noise.

- (6)Resistors, capacitors and other passive components will have different appearance and color caused by the different supplier.

- (7)Our company will has the right to upgrade and modify the product function.



Disclaimer

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and / or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.