TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic

TC74HC40105AP, TC74HC40105AF

4 Bit × 16 Word FIFO Register

The TC74HC40105A is a high speed CMOS 4 bit \times 16 word first-in, first-out (FIFO) Strage Register fabricated with silicon gate C²MOS technology.

It achieves the high speed operation while maintaining the CMOS low power dissipation.

The device is capable of handling 16 four-bit words and it is possible to handle the input and output data at different shifting rates.

When the DATA-IN-READY (DIR) is high, data is written into the registers by a low to high transition of the SHIFT IN (SI) input. And when DATA-OUT-READY (DOR) is high, data is read out of the registers by a high to low transition of the \overrightarrow{SHIFT} \overrightarrow{OUT} (\overrightarrow{SO}) input.

If the MASTER RESET (MR) is high, the DIR goes high and DOR goes low. The data in the internal registers are not changed but are declared invalid.

The TC74HC40105A can be cascaded to form longer registers or wider words.

All inputs are equipped with protection circuits against static discharge or transient excess voltage.

Features

- High speed: $f_{max} 25 \text{ MHz}$ (typ.) at $V_{CC} = 5 \text{ V}$
- Low power dissipation: $I_{CC} = 4 \mu A$ (max) at $T_a = 25^{\circ}C$
- High noise immunity: V_{NIH} = V_{NIL} = 28% V_{CC} (min)
- Output drive capability: 10 LSTTL loads for DIR, DOR
 - 15 LSTTL loads for Q0 to Q3
- Symmetrical output impedance: |IOH| = IOL = 4 mA (min) for DIR, DOR

 $|I_{OH}| = I_{OL} = 6 \text{ mA (min)}$ for Q0 to Q3

Balanced propagation delays: $t_{pLH} \simeq t_{pHL}$

• Wide operating voltage range: V_{CC} (opr) = 2 to 6 V



DIP16-P-300-2.54A SOP16-P-300-1.27A

: 1.00 g (typ.) : 0.18 g (typ.)

Pin Assignment



IEC Logic Symbol



System Diagram



Downloaded from Arrow.com.

Timing Chart



Functional Description

(1) Writing data

Data can be written into the FIFO whenever DIR is high and a low to high transition occurs on the SI pin.

DIR will toggle momentarily until the data has been transferred to the second word register. SI must be toggled before the next 4-bit word can be written. The first and subsequent words will automatically ripple to the output end of the device even if there is not a full 16 words of input data. When all 16 words are filled with data, DIR will go low and additional data cannot be written into the device.

(2) Reading data

When a data word appears in the sixteenth data register (just before the output buffer), DOR goes high and, if \overline{OE} is low, data can be output on the high to low transition of \overline{SO} .

The data remaining in the registers now ripples to the next higher word position opening the first word position for new data. DIR goes high and additional data can be written in. During the output of data, DOR toggles momentarily after each read. When the data registers become empty, DOR goes low and \overline{SO} is ignored.

(3) Master rest

When a high is input to MR, the internal control logic is initialized. This causes DIR to go high and DOR to go low. The contents of the data registers are not changed, but are invalid and will be written over when the first word is loaded.

(4) Cascading

The TC74HC40105A can be cascaded to form longer registers simply by connecting DOR of the first device to SI of the second and DIR of the second device to \overline{SO} of the first. Additional devices may be cascaded by repeating the above. Of course, the Qn outputs of the first device must be connected to the Dn inputs of the second.

In this mode, an MR pulse must be applied after the supply voltage is turned on. For words wider than 4-bits, the DIR and DOR outputs from each FIFO must be ANDed respectively and the SI and \overline{SO} inputs must each be paralleled.

Characteristics	Symbol	Rating	Unit
Supply voltage range	∕ ^N cc	-0.5 to 7	V
DC input voltage		-0.5 to V _{CC} + 0.5	V
DC output voltage	Vout <	–0.5 to V _{CC} + 0.5	V
Input diode current	I _{IK}	±20	mA
Output diode current	Іок	±20	mA
DC output current (DIR, DOR)	lout	±25	m۵
(Q0 to Q3)	ioui	±35	IIIA
DC V _{CC} /ground current	ICC	±75	mA
Power dissipation	PD	500 (DIP) (Note 2)/180 (SOP)	mW
Storage temperature	T _{stg}	-65 to 150	°C

Absolute Maximum Ratings (Note 1)

Note 1: Exceeding any of the absolute maximum ratings, even briefly, lead to deterioration in IC performance or even destruction.

Using continuously under heavy loads (e.g. the application of high temperature/current/voltage and the significant change in temperature, etc.) may cause this product to decrease in the reliability significantly even if the operating conditions (i.e. operating temperature/current/voltage, etc.) are within the absolute maximum ratings and the operating ranges.

Please design the appropriate reliability upon reviewing the Toshiba Semiconductor Reliability Handbook ("Handling Precautions"/"Derating Concept and Methods") and individual reliability data (i.e. reliability test report and estimated failure rate, etc).

Note 2: 500 mW in the range of Ta = -40 to 65°C. From Ta = 65 to 85°C a derating factor of -10 mW/°C shall be applied until 300 mW.

Operating Ranges (Note)

Characteristics	Symbol	Rating	Unit
Supply voltage	V _{CC}	2 to 6	V
Input voltage	V _{IN}	0 to V _{CC}	V
Output voltage	V _{OUT}	0 to V _{CC}	V
Operating temperature	T _{opr}	-40 to 85	°C
		0 to 1000 (V _{CC} = 2.0 V)	
Input rise and fall time	t _r , t _f	0 to 500 ($V_{CC} = 4.5 V$)	ns
		0 to 400 (V _{CC} = 6.0 V)	$\langle \rangle \rangle$

Note: The operating ranges must be maintained to ensure the normal operation of the device. Unused inputs must be tied to either V_{CC} or GND.

Electrical Characteristics

DC Characteristics

Characteristics	Symbol	Те		Ta = 25°C Ta = +40 to 85°C					Unit	
Ondractensites	Cymbol		V _{CC} (V)	Min	Тур.	Мах	Min	Max	Onit	
			2.0	1.50)	Ð	1.50			
High-level input voltage	VIH		-10	4.5	3.15	(7/ {	$- \langle$	3.15	_	V
•				6.0	4.20		/	4.20		
				2.0	_)-	0.50	—	0.50	
Low-level input voltage	VIL	(($ \rightarrow $	4.5))	1.35	—	1.35	V
,			\bigcirc	6.0			1.80	_	1.80	
		$(C \land$		2.0	1.9	2.0	_	1.9	_	
		VIN = VIH or VII	I _{OH} = -20 μA	4.5	4.4	4.5	_	4.4	_	
	VOH	$\overline{7/2}$		6.0	5.9	6.0	_	5.9		
High-level output voltage			I _{OH} = -4 mA	4.5	4.18	4.31	—	4.13	—	V
, , , , , , , , , , , , , , , , , , ,		DOR)	I _{OH} = -5.2 mA	6.0	5.68	5.80	_	5.63	_	
		(Q0 to	$I_{OH} = -6 \text{ mA}$	4.5	4.18	4.31	_	4.13	_	
		Q3)	loн = −7.8 mA	6.0	5.68	5.80	—	5.63	—	
\sim	2			2.0		0.0	0.1		0.1	
2		VIN = VIH or VII	$I_{OL} = 20 \ \mu A$	4.5	—	0.0	0.1	—	0.1	
				6.0	_	0.0	0.1		0.1	
Low-level output voltage)) v _{ol}	(DIR	I _{OL} = 4 mA	4.5		0.17	0.26		0.33	V
		DOR)	I _{OL} = 5.2 mA	6.0	—	0.18	0.26	—	0.33	
		(Q0 to	$I_{OL} = 6 \text{ mA}$	4.5		0.17	0.26		0.33	
	Ω (α	Q3)	I _{OL} = 7.8 mA	6.0	—	0.18	0.26	—	0.33	
3-state output off-state current	I _{OZ}	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{OUT} = V_{CC} \text{ or } GND$		6.0		_	±0.5		±5.0	μA
Input leakage current	I _{IN}	$V_{IN} = V_{CC}$ or (GND	6.0			±0.1		±1.0	μA
Quiescent supply current	Icc	$V_{IN} = V_{CC}$ or (GND	6.0	_	_	4.0	_	40.0	μA

Timing Requirements (input: $t_r = t_f = 6 \text{ ns}$)

Characteristics	Symbol	Test Condition	Ta = 25°C		Ta = -40 to 85°C	Unit	
			V _{CC} (V)	Тур.	Limit	Limit	
Minimum pulse width	tw//L		2.0	_	75	95	
(SI)	tvv (∟)	—	4.5 <		15	19	ns
	VV (H)		6.0	\geq	13	16	
Minimum pulse width	tw//L		2.0	Æ	75	95	
(\overline{SO})	the (L)	—	4.5		15	19	ns
(00)	۷۷ (H)	4	6.0	$\langle \cdot \rangle$	13	16	
Minimum pulse width	tN (1)		2.0		75	95	
	τνν (L)	—	(4.5)	>	15	19	ns
	۷۷ (H)		6.0		13	16	
Minimum set-un time		40	2,0	—	~(0)	0	
	ts	-	4.5	— (20	0	ns
		(//)	6.0	(())0	0	
Minimum hold time			2.0	$\langle \langle \rangle$	(100)	125	
(DATA-SI)	t _h		4.5	$\overline{2}$	20	25	ns
		$\langle \langle \rangle \rangle$	6.0	$\langle \gamma \rangle$	17	21	
Minimum removal time			2.0		50	65	
	t _{rem}	$ \begin{array}{c} \begin{array}{c} \begin{array}{c} \end{array} \\ \end{array} \end{array} \\ \end{array} $	4.5) —	10	13	ns
(MIX-51)			6.0	_	9	11	
			2.0	—	3	2.4	
Clock frequency	f)) - //	4.5	—	15	12	MHz
	Q		6.0		18	13	

AC Characteristics ($C_L = 15 \text{ pF}$, $V_{CC} = 5 \text{ V}$, $Ta = 25^{\circ}\text{C}$, input: $t_r = t_f = 6 \text{ ns}$)

Characteristics	Symbol	Test Condition	Min	Тур.	Max	Unit
Output transition time	TILH C			4	8	ns
(DIR, DOR)	tтн					
Propagation delay time				22	20	-
(SO, MR-DOR)	^τ pHL			22	39	ns
Propagation delay time	\cdot	\rightarrow		040	205	
(SO-DIR)	TPLH		_	242	305	ns
Propagation delay time				407	200	
(SI-DOR)	((tp⊾H			187	300	ns
Propagation delay time						
(SI-DIR)	t _{pHL}			22	35	ns
Propagation delay time	t _{pLH}			25	30	ne
(MR-DIR)	t _{pHL}			25	29	115

AC Characteristics (input: $t_r = t_f = 6 \text{ ns}$)

Characteristics	Symbol	Test C	est Condition			Га = 25°С	>	Ta –40 to	Linit	
Characteristics	Gymbol		CL (pF)	$V_{CC}(V)$	Min	Тур.	Max	Min	Max	Offic
	4			2.0		21	60	_	75	
Output transition time	ttlH	—	50	4.5		7	12	_	15	ns
	ιτης			6.0		6	10	_	13	
Output transition time	4			2.0		24	75	5	95	
	ITLH	—	50	4.5		8	15	D-	19	ns
(DIR, DOR)	ЧНL			6.0	_	(7	13		16	
Propagation delay				2.0	1	84	225	-	280	
time	t _{pHL}	—	50	4.5	-((28	45	—	56	ns
(SO, MR-DOR)				6.0		24	38	_	48	
Propagation delay				2.0	()	798	2000	AF C	2500	
time	t _{pLH}	—	50	4.5	\mathbb{A}	266	400	>	500	ns
(SO-DIR)				6.0	$\sqrt{2}$	226	340		425	
Propagation delay				2.0	H	624	1650	\mathcal{H}	2060	
time	t _{pLH}	—	50	4.5		208	330		412	ns
(SI-DOR)			40	6.0	—	177	280	~_	350	
Propagation delay				2.0		78	200	—	250	
	tpHL	_	50	4.5		26	40	—	50	ns
(SI-DIR)		4		6.0		22	34	—	43	
				2.0	`	156	400	—	500	
Propagation delay			50	4.5	$\langle \rangle$	52	80	—	100	
time	t _{pLH}		/	6.0	\sim	44	68	_	85	ns
(SO -Qn)	tpHL	$(\subset \mathcal{D})$		2.0		171	440	—	550	
			150	4.5	>-	57	88	_	110	
		7/\$	~	6.0	~	48	75	—	94	
			$\left(\overline{\Omega} \right)$	2.0~		612	1500	_	1875	
Propagation delay		\neg	50	4.5		204	300	_	375	
time	τριμ	-		6.0		1/3	255		319	ns
(SI-Qn)	^t pHL		450	2.0		627	1540	_	1925	
				4.5		209	308	_	385	
$\langle \rangle$	\supset		·	0.0		07	202		327	
Propagation delay time	t _{pLH}	40	50	2.0		07 20	220	_	200	20
(MR-DIR)	tpHL		50	4.5		29	40	_	18	115
		(\bigcirc)		2.0		45	125		155	
			50	2.0 4.5		45	25		31	
	t71		50	4.5 6.0		13	20		26	
Output enable time	φz∟ t⊳z⊔	$R_L = 1 \ k\Omega$		2.0		60	165		205	ns
	чи		150	4.5		20	33		41	
			100	6.0		17	28	_	35	
		 		2.0		32	125		155	
Output disable time	t _{pLZ}	$R_{I} = 1 k\Omega$	50	4.5		16	25	_	31	ns
	t _{pHZ}	_		6.0	_	14	21	_	26	

TC74HC40105AP/AF

Characteristics Symbol		Test Condition			Ta = 25°C			Ta = -40 to 85°C		Unit
	- ,		CL (pF)	$V_{CC}(V)$	Min	Тур.	Max	Min	Max	
				2.0	3	7	_	2.4	_	
			50	4.5	15	22	—	12	—	
Maximum clock	f			6.0	18	26	_	14	—	
frequency	imax			2.0	2.6	6	X	2		
			150	4.5	13	20	Ê	10	—	
			6.0	15	24	Æ))12	—		
			2.0	_	95	74	-			
	чw (H)	_	50	4.5	\sim	25))	—	—	ns
(DIR)	۲w (L)			6.0	-(21	_	—	—	
	t an			2.0	_(95	_	_		
	чw (H)	—	50	4.5	$\langle \cap \rangle$	25	—	Æ	_	ns
(DOR)	۲w (L)			6.0 <	+	21	_	Æ	\rightarrow	
Input capacitance	CIN	-		(\sum	5	10	$\leq \sim$	> 10	pF
Output capacitance	C _{OUT}	-			\mathcal{A}	10🔷		JAN) —	pF
Power dissipation capacitance	C _{PD}			(Note)		300		SC SC	_	pF

Note: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

 I_{CC} (opr) = $C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$

Package Dimensions

DIP16-P-300-2.54A

Unit : mm





Package Dimensions

SOP16-P-300-1.27A

Unit: mm



RESTRICTIONS ON PRODUCT USE

- Toshiba Corporation, and its subsidiaries and affiliates (collectively "TOSHIBA"), reserve the right to make changes to the information in this document, and related hardware, software and systems (collectively "Product") without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.
- PRODUCT IS NEITHER INTENDED NOR WARRANTED FOR USE IN EQUIPMENTS OR SYSTEMS THAT REQUIRE EXTRAORDINARILY HIGH LEVELS OF QUALITY AND/OR RELIABILITY, AND/OR A MALFUNCTION OR FAILURE OF WHICH MAY CAUSE LOSS OF HUMAN LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBLIC IMPACT ("UNINTENDED USE"). Except for specific applications as expressly stated in this document, Unintended Use includes, without limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, devices related to electric power, and equipment used in finance-related fields. IF YOU USE PRODUCT FOR UNINTENDED USE, TOSHIBA ASSUMES NO LIABILITY FOR PRODUCT. For details, please contact your TOSHIBA sales representative.
- Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any
 applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without
 limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile
 technology products (mass destruction weapons). Product and related software and technology may be controlled under the
 applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the
 U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited
 except in compliance with all applicable export laws and regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product. Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. TOSHIBA ASSUMES NO LIABILITY FOR DAMAGES OR LOSSES OCCURRING AS A RESULT OF NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS.