TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic

TC74ACT161P, TC74ACT161F TC74ACT163P, TC74ACT163F

Synchronous Presettable 4-Bit Binary Counter TC74ACT161P/F/FN Asynchronous Clear TC74ACT163P/F/FN Synchronous Clear

The TC74ACT161 and T163 are advanced high speed CMOS SYNCHRONOUS PRESETTABLE 4 BIT BINARY COUNTERs fabricated with silicon gate and double-layer metal wiring C^2MOS technology.

They achieve the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation.

These devices may be used as a level converter for interfacing TTL or NMOS to High Speed CMOS. The inputs are compatible with TTL, NMOS and CMOS output voltage levels.

The CK input is active on the rising edge. Both $\overline{\text{LOAD}}$ and $\overline{\text{CLR}}$ inputs are active on low logic level.

Presetting of these IC's is synchronous to the rising edge of CK. The clear function of the TC74ACT163 is synchronous to CK, while the TC74ACT161 are cleared asynchronously.

Two enable inputs (ENP and ENT) and CARRY OUTPUT are provided to enable easy cascading of counters, which facilitates easy implementation of n-bit counters without using external gates.

All inputs are equipped with protection circuits against static discharge or transient excess voltage.

Features


- High speed: $f_{max} = 110 \text{ MHz}$ (typ.) at $V_{CC} = 5 \text{ V}$
- Low power dissipation: $I_{CC} = 8 \mu A \text{ (max)}$ at $T_a = 25 \text{°C}$
- Compatible with TTL outputs: V_{IL} = 0.8 V (max)

 $V_{IH} = 2.0 V (min)$

• Symmetrical output impedance: $|I_{OH}| = I_{OL} = 24$ mA (min) Capability of driving 50 Ω

transmission lines.

- Balanced propagation delays: $t_{pLH} \approx t_{pHL}$
- Pin and function compatible with 74F161/163




Weight

DIP16-P-300-2.54A : 1.00 g (typ.) SOP16-P-300-1.27A : 0.18 g (typ.)


Start of commercial production 1989-11

Pin Assignment




IEC Logic Symbol

TC74ACT161



TC74ACT163



Truth Table


Inputs							Outp				
CLR (161)	CLR (163)	LOAD	ENP	ENT	CK (161)	CK (163)	QA	QB	QC	QD	Function
L	L	Х	Х	(X)	/<×	$ \downarrow $	L	7	Ľ	L	Reset to "0"
Н	Н	L /	X	X		L_	A	В	С	D	Preset Data
Н	Н	н 🗸	X/			7	No Change			No Count	
Н	Н	Н	Ĭ	Х		\mid	No Change				No Count
Н	Н	Н	Н	>H		Я	Count Up			Count	
Н	Х	<x?< td=""><td>Х</td><td>Х</td><td>ightharpoons</td><td></td><td></td><td>No Cha</td><td>ange</td><td></td><td>No Count</td></x?<>	Х	Х	ightharpoons			No Cha	ange		No Count

X: Don't care


A, B, C, D: Logic level of data inputs

Carry: Carry = $ENT \cdot QA \cdot QB \cdot QC \cdot QD$

Timing Chart



System Diagram (Note)



X: Don't care



Absolute Maximum Ratings (Note 1)

Characteristics	Symbol	Rating	Unit
Supply voltage range	V _{CC}	−0.5 to 7.0	V
DC input voltage	V _{IN}	-0.5 to V _{CC} + 0.5	V
DC output voltage	Vout	-0.5 to V _{CC} + 0.5	⟨v
Input diode current	lıK	±20	mA
Output diode current	lok	±50	mA
DC output current	I _{OUT}	±50	mA
DC V _{CC} /ground current	I _{CC}	±125	_mA
Power dissipation	PD	500 (DIP) (Note 2)/180 (SOP)	mW
Storage temperature	T _{stg}	-65 to 150	°C

Note 1: Exceeding any of the absolute maximum ratings, even briefly, lead to deterioration in IC performance or even destruction.

Using continuously under heavy loads (e.g. the application of high temperature/current/voltage and the significant change in temperature, etc.) may cause this product to decrease in the reliability significantly even if the operating conditions (i.e. operating temperature/current/voltage, etc.) are within the absolute maximum ratings and the operating ranges.

Please design the appropriate reliability upon reviewing the Toshiba Semiconductor Reliability Handbook ("Handling Precautions"/"Derating Concept and Methods") and individual reliability data (i.e. reliability test report and estimated failure rate, etc).

Note 2: 500 mW in the range of Ta = -40 to 65°C. From Ta = 65 to 85°C a derating factor of -10 mW/°C should be applied up to 300 mW.

Operating Ranges (Note)

		2/	
Characteristics	Symbol	Rating	Unit
Supply voltage	VCC	4.5 to 5.5	V
Input voltage	$//\sqrt{\hat{v}_{jN}}$	0 to V _{CC}	V
Output voltage	Vout	0 to V _{CC}	٧
Operating temperature	Topr	-40 to 85	°C
Input rise and fall time	dt/dV	0 to 10	ns/V

Note: The operating ranges must be maintained to ensure the normal operation of the device. Unused inputs must be tied to either V_{CC} or GND.

5





Electrical Characteristics

DC Characteristics

Characteristics	Symbol	Test Condition $V_{CC}\left(V\right)$			Ta = 25°C			Ta = -40 to 85°C		Unit	
	-,				V _{CC} (V)	Min	Тур.	Max	Min	Max	
High-level input voltage	V _{IH}	_			4.5 to 5.5	2.0	_<	<u></u>	2.0	_	٧
Low-level input voltage	V_{IL}		_				_ (0.8		0.8	>
	Voн	V _{IN}	$I_{OH} = -50 \mu A$		4.5	4.4	4:57	7(4.4	_	
High-level output voltage		= V _{IH} or V _{IL}	$I_{OH} = -24 \text{ mA}$		4.5	3.94)}	3.80	_	V
3			$I_{OH} = -75 \text{ mA}$	(Note)	5.5	£	1	_	3.85		
	V _{OL}	V _{IN} = V _{IH} or V _{IL}	$I_{OL} = 50 \mu A$		4.5	7	0.0	0.1		0.1	
Low-level output voltage			I _{OL} = 24 mA		4.5	<i>\\</i>	_	0.36		0.44	V
3			$I_{OL} = 75 \text{ mA}$	(Note)	5.5				4	1.65	
Input leakage current	I _{IN}	V _{IN} = V _{CC} or GND			5.5	14	>	±0.1		±1.0	μΑ
	Icc	V _{IN} = V _{CC} or GND Per input: V _{IN} = 3.4 V Other input: V _{CC} or GND			5.5	_		8.0	4)	80.0	μΑ
Quiescent supply current	IC				5.5		(C	1.35)	1.5	mA

Note: This spec indicates the capability of driving 50 Ω transmission lines. One output should be tested at a time for a 10 ms maximum duration.

Timing Requirements (input: $t_r = t_f = 3$ ns)

Characteristics	Symbol	Test Condition		Ta = 25°C	Ta = −40 to 85°C	Unit
			V _{CC} (V)	Limit	Limit	
Minimum pulse width (CK)	tw (L)	Figure 1	5.0 ± 0.5	5.0	5.0	ns
Minimum pulse width (CLR) (Note1)	tw (L)	Figure 4	5.0 ± 0.5	5.0	5.0	ns
Minimum pulse width (LOAD , ENP, ENT)	> t _s	Figure 2, Figure 3	5.0 ± 0.5	6.0	6.0	ns
Minimum set-up time (A, B, C, D)	ts	Figure 2	5.0 ± 0.5	4.0	4.0	ns
Minimum set-up time (CLR) (Note 2)	ts	Figure 5	5.0 ± 0.5	3.0	3.0	ns
Minimum hold time (LOAD, ENP, ENT)	th	Figure 2, Figure 3	5.0 ± 0.5	1.0	1.0	ns
Minimum hold time (A, B, C, D)	t _h	Figure 2	5.0 ± 0.5	2.0	2.0	ns
$ \begin{tabular}{ll} Minimum hold time \\ (\overline{CLR}) & (Note 2) \\ \end{tabular} $	t _h	Figure 5	5.0 ± 0.5	2.0	2.0	ns
$ \begin{tabular}{ll} $	t _{rem}	Figure 4	5.0 ± 0.5	1.0	1.0	ns

6

Note 1: For TC74ACT161 only Note 2: For TC74ACT163 only

AC Characteristics (C_L = 50 pF, R_L = 500 Ω , input: $t_r = t_f = 3$ ns)

Characteristics	Test Condi			Ta = 25°C			Ta −40 to	Unit	
Characteriotics	Cymbol		V _{CC} (V)	Min	Тур.	Max	Min	Max	O.I.I.
Propagation delay time	t _{pLH}	Figure 1	5.0 ± 0.5	_	7.2	10.5	1.0	12.0	ns
(CK-Q)	t _{pHL}								
Propagation delay time	t _{pLH}	Figure 1	5.0 ± 0.5	_	8.5	13.0	1.0	15.0	ns
(CK-CARRY, count mode)	t _{pHL}					(5)			
Propagation delay time	t _{pLH}	Figure 2	5.0 ± 0.5	_((9.7	15.0	1.0	17.0	ns
(CK-CARRY, preset mode)	t _{pHL}	· ·							
Propagation delay time	t _{pLH}	Figure 6	5.0 ± 0.5		6.6	10.0	2 1.0	11.5	ns
(ENT-CARRY)	t_{pHL}		$(\langle / \rangle$	$\langle \hat{\gamma} \rangle$	^			7	
Propagation delay time (Note 2)	t _{pHL}	Figure 4	5.0 ± 0.5		6.3	10.0	> 1.0	11.5	ns
Propagation delay time (Note 2)	t _{pHL}	Figure 4	5.0 ± 0.5	_	(77)	12.3	1.0	14.0	ns
(CLR -CARRY)			\rightarrow		()			
Maximum clock frequency	f _{max}		5.0 ± 0.5	70	100		60	_	MHz
Input capacitance	C _{IN}			1	//5	10	_	10	pF
Power dissipation capacitance	C _{PD} (Note 1)			_	32	_	_	_	pF

Note 1: C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load.

Average operating current can be obtained by the equation:

$$I_{CC}$$
 (opr) = $C_{PD} \cdot V_{CC} \cdot f_{IN} + I_{CC}$

When the outputs drive a capacitive load, total current consumption is the sum of C_{PD} , and ΔI_{CC} which is obtained from the following formula:

$$\Delta I_{CC} = f_{CK} \cdot V_{CC} \left(\frac{C_{QA}}{2} + \frac{C_{QB}}{4} + \frac{C_{QC}}{8} + \frac{C_{QD}}{16} + \frac{C_{CO}}{16} \right)$$

CQA~CQD and CCO are the capacitances at QA~QD and CARRY OUT, respectively.

7

fCK is the input frequency of the CK.

Note 2: for TC74ACT161 only

Switching Characteristics Test Waveform

Count Mode




Figure 1

Clear Mode (TC74ACT161)




Figure 4

Preset Mode




Figure 2

Clear Mode (TC74ACT163)




Figure 5

Count Enable Mode




Figure 3

Cascade Mode (fix maximum count)





Figure 6

Typical Application


Parallel Carry N-Bit Counter





Package Dimensions

DIP16-P-300-2.54A Unit: mm




10



Package Dimensions

SOP16-P-300-1.27A Unit: mm



RESTRICTIONS ON PRODUCT USE

- Toshiba Corporation, and its subsidiaries and affiliates (collectively "TOSHIBA"), reserve the right to make changes to the information in this document, and related hardware, software and systems (collectively "Product") without notice.
- This document and any information herein may not be reproduced without prior written permission from TOSHIBA. Even with TOSHIBA's written permission, reproduction is permissible only if reproduction is without alteration/omission.
- Though TOSHIBA works continually to improve Product's quality and reliability, Product can malfunction or fail. Customers are responsible for complying with safety standards and for providing adequate designs and safeguards for their hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption. Before customers use the Product, create designs including the Product, or incorporate the Product into their own applications, customers must also refer to and comply with (a) the latest versions of all relevant TOSHIBA information, including without limitation, this document, the specifications, the data sheets and application notes for Product and the precautions and conditions set forth in the "TOSHIBA Semiconductor Reliability Handbook" and (b) the instructions for the application with which the Product will be used with or for. Customers are solely responsible for all aspects of their own product design or applications, including but not limited to (a) determining the appropriateness of the use of this Product in such design or applications; (b) evaluating and determining the applicability of any information contained in this document, or in charts, diagrams, programs, algorithms, sample application circuits, or any other referenced documents; and (c) validating all operating parameters for such designs and applications. TOSHIBA ASSUMES NO LIABILITY FOR CUSTOMERS' PRODUCT DESIGN OR APPLICATIONS.
- PRODUCT IS NEITHER INTENDED NOR WARRANTED FOR USE IN EQUIPMENTS OR SYSTEMS THAT REQUIRE
 EXTRAORDINARILY HIGH LEVELS OF QUALITY AND/OR RELIABILITY, AND/OR A MALFUNCTION OR FAILURE OF WHICH
 MAY CAUSE LOSS OF HUMAN LIFE, BODILY INJURY, SERIOUS PROPERTY DAMAGE AND/OR SERIOUS PUBLIC IMPACT
 ("UNINTENDED USE"). Except for specific applications as expressly stated in this document, Unintended Use includes, without
 limitation, equipment used in nuclear facilities, equipment used in the aerospace industry, medical equipment, equipment used for
 automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions,
 safety devices, elevators and escalators, devices related to electric power, and equipment used in finance-related fields. IF YOU USE
 PRODUCT FOR UNINTENDED USE, TOSHIBA ASSUMES NO LIABILITY FOR PRODUCT. For details, please contact your
 TOSHIBA sales representative.
- Do not disassemble, analyze, reverse-engineer, alter, modify, translate or copy Product, whether in whole or in part.
- Product shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any
 applicable laws or regulations.
- The information contained herein is presented only as guidance for Product use. No responsibility is assumed by TOSHIBA for any infringement of patents or any other intellectual property rights of third parties that may result from the use of Product. No license to any intellectual property right is granted by this document, whether express or implied, by estoppel or otherwise.
- ABSENT A WRITTEN SIGNED AGREEMENT, EXCEPT AS PROVIDED IN THE RELEVANT TERMS AND CONDITIONS OF SALE
 FOR PRODUCT, AND TO THE MAXIMUM EXTENT ALLOWABLE BY LAW, TOSHIBA (1) ASSUMES NO LIABILITY
 WHATSOEVER, INCLUDING WITHOUT LIMITATION, INDIRECT, CONSEQUENTIAL, SPECIAL, OR INCIDENTAL DAMAGES OR
 LOSS, INCLUDING WITHOUT LIMITATION, LOSS OF PROFITS, LOSS OF OPPORTUNITIES, BUSINESS INTERRUPTION AND
 LOSS OF DATA, AND (2) DISCLAIMS ANY AND ALL EXPRESS OR IMPLIED WARRANTIES AND CONDITIONS RELATED TO
 SALE, USE OF PRODUCT, OR INFORMATION, INCLUDING WARRANTIES OR CONDITIONS OF MERCHANTABILITY, FITNESS
 FOR A PARTICULAR PURPOSE, ACCURACY OF INFORMATION, OR NONINFRINGEMENT.
- Do not use or otherwise make available Product or related software or technology for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). Product and related software and technology may be controlled under the applicable export laws and regulations including, without limitation, the Japanese Foreign Exchange and Foreign Trade Law and the U.S. Export Administration Regulations. Export and re-export of Product or related software or technology are strictly prohibited except in compliance with all applicable export laws and regulations.
- Please contact your TOSHIBA sales representative for details as to environmental matters such as the RoHS compatibility of Product.
 Please use Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. TOSHIBA ASSUMES NO LIABILITY FOR DAMAGES OR LOSSES
 OCCURRING AS A RESULT OF NONCOMPLIANCE WITH APPLICABLE LAWS AND REGULATIONS.

12 2014-03-01