

SLVSBU6-JUNE 2013

# SINGLE DIFFERENTIAL COMPARATOR


Check for Samples: TL331-EP

# FEATURES

- Single Supply or Dual Supplies
- Wide Range of Supply Voltage: 2 V to 36 V
- Low Supply-Current Drain Independent of Supply Voltage: 0.4 mA Typ.
- Low Input Bias Current: 25 nA Typ.
- Low Input Offset Voltage: 2 mV Typ.
- Common-Mode Input Voltage Range Includes Ground
- Differential Input Voltage Range Equal to Maximum-Rated Supply Voltage: ±36 V
- Low Output Saturation Voltage
- Output Compatible With TTL, MOS, and CMOS

## SUPPORTS DEFENSE, AEROSPACE, AND MEDICAL APPLICATIONS

- Controlled Baseline
- One Assembly and Test Site
- One Fabrication Site
- Available in Military (–55°C to 125°C) Temperature Range
- Extended Product Life Cycle
- Extended Product-Change Notification
- Product Traceability



# **DESCRIPTION/ORDERING INFORMATION**

This device consists of a single voltage comparator designed to operate from a single power supply over a wide range of voltages. Operation from dual supplies also is possible if the difference between the two supplies is 2 V to 36 V and  $V_{CC}$  is at least 1.5 V more positive than the input common-mode voltage. Current drain is independent of the supply voltage. To achieve wired-AND relationships, one can connect the output to other open-collector outputs.

#### **ORDERING INFORMATION**<sup>(1)</sup>


T <sub>A</sub>	V <sub>IO(MAX)</sub> at 25°C	PACK	AGE	ORDERABLE PART NUMBER	TOP-SIDE MARKING	VID NUMBER
–55°C to 125°C	5 mV	SOT-23 (DBV)	Reel of 250	TL331MDBVTEP	TEPU	V62/13611-01XE

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.





Note: Current values shown are nominal.

#### **ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

over operating free-air temperature range (unless otherwise noted)

$V_{CC}$	Supply voltage <sup>(2)</sup>	36 V
V <sub>ID</sub>	Differential input voltage <sup>(3)</sup>	±36 V
VI	Input voltage range (either input)	–0.3 V to 36 V
Vo	Output voltage	36 V
I <sub>O</sub>	Output current	20 mA
	Duration of output short-circuit to ground <sup>(4)</sup>	Unlimited
TJ	Operating virtual junction temperature	150°C
T <sub>stg</sub>	Storage temperature range	–65°C to 150°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltage values, except differential voltages, are with respect to the network ground.

(3) Differential voltages are at IN+ with respect to IN-.

(4) Short circuits from outputs to  $V_{CC}$  can cause excessive heating and eventual destruction.

### THERMAL INFORMATION

		TL331-EP	
	THERMAL METRIC <sup>(1)</sup>	DBV	UNITS
		5 PINS	
$\theta_{JA}$	Junction-to-ambient thermal resistance <sup>(2)</sup>	299	
θ <sub>JCtop</sub>	Junction-to-case (top) thermal resistance <sup>(3)</sup>	65.4	
θ <sub>JB</sub>	Junction-to-board thermal resistance <sup>(4)</sup>	97.1	°C/W
ΨJT	Junction-to-top characterization parameter <sup>(5)</sup>	0.8	-C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter <sup>(6)</sup>	95.5	
θ <sub>JCbot</sub>	Junction-to-case (bottom) thermal resistance <sup>(7)</sup>	N/A	

For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953. (1)

The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as (2) specified in JESD51-7, in an environment described in JESD51-2a.

(3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDECstandard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

(4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.

The junction-to-top characterization parameter,  $\psi_{JT}$ , estimates the junction temperature of a device in a real system and is extracted (5)from the simulation data for obtaining  $\theta_{JA}$ , using a procedure described in JESD51-2a (sections 6 and 7). The junction-to-board characterization parameter,  $\psi_{JB}$ , estimates the junction temperature of a device in a real system and is extracted

(6) from the simulation data for obtaining  $\theta_{JA}$ , using a procedure described in JESD51-2a (sections 6 and 7).

The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific (7) JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

# ELECTRICAL CHARACTERISTICS

at specified free-air temperature,  $V_{CC} = 5 V$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS <sup>(1)</sup>	T <sub>A</sub>	MIN	TYP	MAX	UNIT	
V	Input offect veltere	$V_{CC} = 5 V$ to 30 V, $V_{O} = 1.4 V$ ,	25°C		2	5	mV	
V <sub>IO</sub>	Input offset voltage	$V_{IC} = V_{IC(min)}$	–55°C to 125°C			9	mv	
	Input offect ourrest	N 14N	25°C		5	50	nA	
I <sub>IO</sub>	Input offset current	$V_0 = 1.4 V$	-55°C to 125°C			250		
	Input biog ourrent	$N_{-} = 1.4 M_{-}$	25°C		-25	-250	nA	
I <sub>IB</sub>	Input bias current	$V_0 = 1.4 V$	–55°C to 125°C			-400		
V <sub>ICR</sub>	Common-mode input voltage		25°C	0 to V <sub>CC</sub> – 1.5			V	
	range <sup>(2)</sup>		–55°C to 125°C	0 to V <sub>CC</sub> – 2				
$A_{VD}$	Large-signal differential-voltage amplification	$V_{CC}$ = 15 V, $V_O$ = 1.4 V to 11.4 V, R <sub>L</sub> ≥ 15 kΩ to V <sub>CC</sub>	25°C	50	200		V/mV	
	High lovel output ourrent	$V_{OH} = 5 \text{ V}, \text{ V}_{ID} = 1 \text{ V}$	25°C		0.1	50	nA	
I <sub>OH</sub>	High-level output current	V <sub>OH</sub> = 30 V, V <sub>ID</sub> = 1 V	-55°C to 125°C			1	μA	
V			25°C		150	400	.,	
V <sub>OL</sub>	Low-level output voltage	$I_{OL} = 4 \text{ mA}, V_{ID} = -1 \text{ V}$	-55°C to 125°C			700	mV	
I <sub>OL</sub>	Low-level output current	$V_{OL} = 1.5 \text{ V}, V_{ID} = -1 \text{ V}$	25°C	6			mA	
I <sub>CC</sub>	Supply current	$R_L = \infty, V_{CC} = 5 V$	25°C		0.4	0.7	mA	

(1) All characteristics are measured with zero common-mode input voltage, unless otherwise specified.

The voltage at either input or common-mode should not be allowed to go negative by more than 0.3 V. The upper end of the common-(2) mode voltage range is  $V_{CC+}$  – 1.5 V, but either or both inputs can go to 30 V without damage.



# SWITCHING CHARACTERISTICS

 $V_{CC} = 5 \text{ V}, \text{ } \text{T}_{A} = 25^{\circ}\text{C}$ 

PARAMETER	TEST CONDITION	TYP	UNIT	
Deenenee time	<b>D</b> composited to E )/ through E 1 kQ. C $15 \text{ p} \Gamma^{(1)}(2)$	100-mV input step with 5-mV overdrive	1.3	
Response time	$R_L$ connected to 5 V through 5.1 kΩ, $C_L$ = 15 pF <sup>(1)</sup> (2)	TTL-level input step	0.3	μs

C<sub>L</sub> includes probe and jig capacitance.
The response time specified is the interval between the input step function and the instant when the output crosses 1.4 V.



12-Jun-2013

# **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	•	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)		(3)		(4/5)	
TL331MDBVREP	PREVIEW	SOT-23	DBV	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	TEPU	
TL331MDBVTEP	PREVIEW	SOT-23	DBV	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	TEPU	

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



# PACKAGE OPTION ADDENDUM

12-Jun-2013

#### OTHER QUALIFIED VERSIONS OF TL331-EP :

Catalog: TL331

• Automotive: TL331-Q1

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Automotive Q100 devices qualified for high-reliability automotive applications targeting zero defects

DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.

D. Falls within JEDEC MO-178 Variation AA.



DBV (R-PDSO-G5)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.

- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated