


1-BIT BIDIRECTIONAL VOLTAGE-LEVEL TRANSLATOR WITH AUTO DIRECTION SENSING AND ±15-kV ESD PROTECTION

Check for Samples: TXB0101

FEATURES

- Available in the Texas Instruments NanoFree[™] Package
- 1.2 V to 3.6 V on A Port and 1.65 V to 5.5 V on B Port ($V_{CCA} \leq V_{CCB}$)
- V_{CC} Isolation Feature – If Either V_{CC} Input Is at GND, All Outputs Are in the High-Impedance State
- OE Input Circuit Referenced to V_{CCA}
- Low Power Consumption, 5-µA Max I_{CC}
- Ioff Supports Partial-Power-Down Mode Operation

- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- **ESD Protection Exceeds JESD 22**
 - A Port
 - 2000-V Human-Body Model (A114-B)
 - 250-V Machine Model (A115-A)
 - 1500-V Charged-Device Model (C101) _
 - **B** Port
 - _ 15-kV Human-Body Model (A114-B)
 - 250-V Machine Model (A115-A)
 - 1500-V Charged-Device Model (C101)



See mechanical drawings for dimensions.

- A. Pull up resistors are not required on both sides for Logic I/O.
- B. If pull up or pull down resistors are needed, the resistor value must be over 50 kΩ.
- C. 50 kΩ is a safe recommended value, if the customer can accept higher Vol or lower Voh, smaller pull up or pull down resistor is allowed, the draft estimation is Vol = Vccout × 4.5k/(4.5k + Rpu) and Voh = Vccout × Rdw/(4.5k + Rdw).
- D. If pull up resistors are needed, please refer to the TXS0101 or contact TI.
- F For detailed information, please refer to application note SCEA043.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. NanoFree is a trademark of Texas Instruments.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

DESCRIPTION/ORDERING INFORMATION

This 1-bit noninverting translator uses two separate configurable power-supply rails. The A port is designed to track V_{CCA} . V_{CCA} accepts any supply voltage from 1.2 V to 3.6 V. The B port is designed to track V_{CCB} . V_{CCB} accepts any supply voltage from 1.65 V to 5.5 V. This allows for universal low-voltage bidirectional translation between any of the 1.2-V, 1.5-V, 1.8-V, 2.5-V, 3.3-V, and 5-V voltage nodes. V_{CCA} should not exceed V_{CCB} .

When the output-enable (OE) input is low, all outputs are placed in the high-impedance state.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

NanoFree[™] package technology is a major breakthrough in IC packaging concepts, using the die as the package.

T _A	PACKAGE ⁽²⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING ^{(3) (4)}
	NanoFree™ – WCSP (DSBGA) 0.23-mm Large Bump – YZP (Pb-free)	Reel of 3000	TXB0101YZPR ⁽⁵⁾	27_
	SOP – DRL	Reel of 4000	TXB0101DRLR ⁽⁵⁾	27R
–40°C to 85°C	SOT (SOT-23) – DBV	Reel of 3000	TXB0101DBVR	NFC_
	SOT (SOT-23) – DBV	Reel of 250	TXB0101DBVT	NFC_
	Reel of 3000 TXB0101DC		TXB0101DCKR ⁽⁵⁾	27_
	SOT (SC-70) – DCK	Reel of 250	TXB0101DCKT ⁽⁵⁾	27_

ORDERING INFORMATION⁽¹⁾

For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI
web site at www.ti.com.

(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

(3) YZP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following character to designate the wafer fab/assembly site. Pin 1 identifier indicates solder-bump composition (1 = SnPb, • = Pb-free).

4) DBV/DCK: The actual top-side marking has one additional character that designates the wafer fab/assembly site.


(5) Package preview

PIN DESCRIPTION

NO.	NAME	FUNCTION
1	V _{CCA}	A-port supply voltage. 1.2 V ≤ V_{CCA} ≤ 3.6 V and V_{CCA} ≤ V_{CCB}
2	GND	Ground
3	А	Input/output A. Referenced to V _{CCA} .
4	В	Input/output B. Referenced to V _{CCB} .
5	OE	3-state output enable. Pull OE low to place all outputs in 3-state mode. Referenced to V_{CCA}
6	V _{CCB}	B-port supply voltage. 1.65 V \leq V _{CCB} \leq 5.5 V







SCES639B - JANUARY 2007 - REVISED MAY 2012

Texas Instruments

www.ti.com

Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_{CCA}	Supply voltage range		-0.5	4.6	V
V_{CCB}	Supply voltage range		-0.5	6.5	v
VI	Input voltage range ⁽²⁾		-0.5	6.5	V
Vo	Voltage range applied to any output in the high-impedance or power-off	state ⁽²⁾	-0.5	6.5	V
V	Valte as seen to a likely to a set of the bight of law state $\binom{2}{3}$	A port	-0.5	V _{CCA} + 0.5	V
Vo	Voltage range applied to any output in the high or low state $^{(2)}$ $^{(3)}$	B port	-0.5	V _{CCB} + 0.5	V
I _{IK}	Input clamp current	V ₁ < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
I _O	Continuous output current			±50	mA
	Continuous current through V_{CCA} , V_{CCB} , or GND			±100	mA
		DBV package		165	
0	$\mathbf{P}_{\mathrm{rel}}$	DCK package		259	°C/W
θ_{JA}	Package thermal impedance ⁽⁴⁾	DRL package		142	°C/vv
		YZP package		123	
T _{stg}	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The value of V_{CCA} and V_{CCB} are provided in the recommended operating conditions table.

(4) The package thermal impedance is calculated in accordance with JESD 51-7.

Recommended Operating Conditions^{(1) (2)}

			V _{CCA}	V _{CCB}	MIN	MAX	UNIT
V_{CCA}	Supply voltage				1.2	3.6	V
V _{CCB}	Supply voltage				1.65	5.5	v
V	High-level input voltage	Data inputs	1.2 V to 3.6 V	1.65 V to 5.5 V	$V_{CCI} \times 0.65^{(3)}$	V _{CCI}	V
VIH	Fligh-level liput voltage	OE	1.2 V to 3.6 V	1.65 V to 5.5 V	$V_{CCA} \times 0.65$	5.5	v
V	Low lovel input veltage	Data inputs	1.2 V to 5.5 V	1.65 V to 5.5 V	0	$V_{CCI} \times 0.35^{(3)}$	V
VIL	Low-level input voltage	OE	1.2 V to 3.6 V	1.65 V to 5.5 V	0	$V_{CCA} \times 0.35$	v
		A-port inputs	1.2 V to 3.6 V	1.65 V to 5.5 V		40	
Δt/Δv	Input transition rise or fall rate	D part inpute	1.2 V to 3.6 V	1.65 V to 3.6 V		40	ns/V
		B-port inputs	1.2 V 10 3.6 V	4.5 V to 5.5 V		30	
T _A	Operating free-air temperat	ure			-40	85	°C

(1) The A and B sides of an unused data I/O pair must be held in the same state, i.e., both at V_{CCI} or both at GND.

(2) V_{CCA} must be less than or equal to V_{CCB} and must not exceed 3.6 V.

(3) V_{CCI} is the supply voltage associated with the input port.



SCES639B-JANUARY 2007-REVISED MAY 2012

www.ti.com

Electrical Characteristics⁽¹⁾ ⁽²⁾

over recommended operating free-air temperature range (unless otherwise noted)

-	PARAMETER	TEST	M	v	Τ ₄	∖ = 25°C	;	–40°C to 8	85°C	UNIT
F	ARAMETER	CONDITIONS	V _{CCA}	V _{CCB}	MIN	TYP	MAX	MIN	MAX	UNII
		1 20.04	1.2 V			1.1				V
V _{OHA}		I _{OH} = -20 μA	1.4 V to 3.6 V					$V_{CCA} - 0.4$		v
		1 20.04	1.2 V			0.9				V
V _{OLA}		I _{OL} = 20 μA	1.4 V to 3.6 V						0.4	v
V _{OHB}		I _{OH} = -20 μA		1.65 V to 5.5 V				$V_{CCB} - 0.4$		V
V _{OLB}		I _{OL} = 20 μA		1.65 V to 5.5 V					0.4	V
l _l	OE		1.2 V to 3.6 V	1.65 V to 5.5 V			±1		±2	μA
	A port		0 V	0 V to 5.5 V			±1		±2	
I _{off}	B port		0 V to 3.6 V	0 V			±1		±2	μA
I _{OZ}	A or B port	OE = GND	1.2 V to 3.6 V	1.65 V to 5.5 V			±1		±2	μA
			1.2 V	1.65 V to 5.5 V		0.06				
		$V_{I} = V_{CCI}$ or GND,	1.4 V to 3.6 V	1.65 V to 5.5 V					3	
I _{CCA}		$I_0 = 0$	3.6 V	0 V					2	μA
			0 V	5.5 V					-2	
			1.2 V	1.65 V to 5.5 V		3.4				
		$V_{I} = V_{CCI}$ or GND,	1.4 V to 3.6 V	1.65 V to 5.5 V					5	
I _{CCB}		$I_0 = 0$	3.6 V	0 V					-2	μA
			0 V	5.5 V					2	
	1	$V_{I} = V_{CCI}$ or GND,	1.2 V	1.65 V to 5.5 V		3.5				
I _{CCA} +	ICCB	$I_{O} = 0$	1.4 V to 3.6 V	1.65 V to 5.5 V					8	μA
		$V_I = V_{CCI}$ or GND,	1.2 V	1.65 V to 5.5 V		0.05				
I _{CCZA}		I _O = 0, OE = GND	1.4 V to 3.6 V	1.65 V to 5.5 V					3	μA
		$V_I = V_{CCI}$ or GND,	1.2 V	1.65 V to 5.5 V		3.3				
I _{CCZB}		l _O = 0, OE = GND	1.4 V to 3.6 V	1.65 V to 5.5 V					5	μA
Ci	OE		1.2 V to 3.6 V	1.65 V to 5.5 V		2.5			3	pF
<u>^</u>	A port		1 2 V to 2 6 V			5			6	~ Г
Cio	B port		1.2 V to 3.6 V	1.65 V to 5.5 V		11			13	pF

 $\begin{array}{ll} \mbox{(1)} & V_{CCI} \mbox{ is the supply voltage associated with the input port.} \\ \mbox{(2)} & V_{CCO} \mbox{ is the supply voltage associated with the output port.} \end{array}$

Timing Requirements

 $T_A = 25^{\circ}C, V_{CCA} = 1.2 V$

			V _{CCB} = 1.8 V	V _{CCB} = 2.5 V	V _{CCB} = 3.3 V	$V_{CCB} = 5 V$	UNIT
			TYP	TYP	TYP	TYP	UNIT
	Data rate		20	20	20	20	Mbps
tw	Pulse duration	Data inputs	50	50	50	50	ns

Timing Requirements

over recommended operating free-air temperature range, V_{CCA} = 1.5 V ± 0.1 V (unless otherwise noted)

			V _{CCB} = ± 0.1		V _{CCB} = ± 0.2		V _{CCB} = ± 0.3		V _{ССВ} = ± 0.5		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	Data rate			40		40		40		40	Mbps
tw	Pulse duration	Data inputs	25		25		25		25		ns

SCES639B - JANUARY 2007 - REVISED MAY 2012

Timing Requirements

over recommended operating free-air temperature range, V_{CCA} = 1.8 V \pm 0.15 V (unless otherwise noted)

			V _{CCB} = ± 0.1		V _{CCB} = ± 0.2		V _{CCB} = ± 0.3		V _{ССВ} = ± 0.5		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	Data rate			60		60		60		60	Mbps
tw	Pulse duration	Data inputs	17		17		17		17		ns

Timing Requirements

over recommended operating free-air temperature range, V_{CCA} = 2.5 V \pm 0.2 V (unless otherwise noted)

			V _{CCB} = 2.5 V ± 0.2 V		V _{CCB} = 3.3 V ± 0.3 V		V _{CCB} = 5 V ± 0.5 V		UNIT
			MIN	MAX	MIN	MAX	MIN	MAX	
	Data rate			100		100		100	Mbps
tw	Pulse duration	Data inputs	10		10		10		ns

Timing Requirements

over recommended operating free-air temperature range, V_{CCA} = 3.3 V ± 0.3 V (unless otherwise noted)

			V _{CCB} = 3 ± 0.3		V _{CCB} = 5 ± 0.5 \	5 V /	UNIT
			MIN	MAX	MIN	MAX	
	Data rate			100		100	Mbps
t _w	Pulse duration	Data inputs	10		10		ns

Switching Characteristics

 $T_A = 25^{\circ}C, \ V_{CCA} = 1.2 \ V$

PARAMETER	FROM	то	V _{CCB} = 1.8 V	V _{CCB} = 2.5 V	V _{CCB} = 3.3 V	V _{CCB} = 5 V	
	(INPUT)	(OUTPUT)	TYP	ТҮР	TYP	ТҮР	onin
	А	В	6.9	5.7	5.3	5.5	
t _{pd}	В	A	7.4	6.4	6	5.8	ns
	05	A	1	1	1	1	
t _{en}	OE	В	1	1	1	1	μs
	05	А	18	15	14	14	
t _{dis}	OE	В	20	17	16	16	ns
t _{rA} , t _{fA}	A-port rise a	and fall times	4.2	4.2	4.2	4.2	ns
t _{rB} , t _{fB}	B-port rise a	and fall times	2.1	1.5	1.2	1.1	ns
Max data rate			20	20	20	20	Mbps



SCES639B-JANUARY 2007-REVISED MAY 2012

www.ti.com

Switching Characteristics

over recommended operating free-air temperature range, V_{CCA} = 1.5 V ± 0.1 V (unless otherwise noted)

PARAMETER	FROM	TO	V _{CCB} = ± 0.1	1.8 V 5 V	V _{ССВ} = ± 0.2		V _{ССВ} = ± 0.3		V _{ССВ} = ± 0.5		UNIT
	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	А	В	1.4	12.9	1.2	10.1	1.1	10	0.8	9.9	
t _{pd}	В	А	0.9	14.2	0.7	12	0.4	11.7	0.3	13.7	ns
	05	А		1		1		1		1	
t _{en}	OE	В		1		1		1		1	μs
	05	А	5.9	31	5.7	25.9	5.6	23	5.7	22.4	
t _{dis}	OE	В	5.4	30.3	4.9	22.8	4.8	20	4.9	19.5	ns
t _{rA} , t _{fA}	A-port rise a	ind fall times	1.4	5.1	1.4	5.1	1.4	5.1	1.4	5.1	ns
t _{rB} , t _{fB}	B-port rise a	ind fall times	0.9	4.5	0.6	3.2	0.5	2.8	0.4	2.7	ns
Max data rate			40		40		40		40		Mbps

Switching Characteristics

over recommended operating free-air temperature range, V_{CCA} = 1.8 V \pm 0.15 V (unless otherwise noted)

PARAMETER	FROM	TO	V _{CCB} = 1.8 V ± 0.15 V		V _{CCB} = 2.5 V ± 0.2 V		V _{CCB} = 3.3 V ± 0.3 V		V _{CCB} = 5 V ± 0.5 V		UNIT			
	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX				
	А	В	1.6	11	1.4	7.7	1.3	6.8	1.2	6.5				
t _{pd}	В	А	1.5	12	1.3	8.4	1	7.6	0.9	7.1	ns			
	05	А		1		1		1		1				
t _{en}	OE	В		1		1		1		1	μs			
	OE	А	5.9	31	5.1	21.3	5	19.3	5	17.4				
t _{dis}		OE	OE	OE	OE	В	5.4	30.3	4.4	20.8	4.2	17.9	4.3	16.3
t _{rA} , t _{fA}	A-port rise a	ind fall times	1	4.2	1.1	4.1	1.1	4.1	1.1	4.1	ns			
t _{rB} , t _{fB}	B-port rise a	ind fall times	0.9	4.5	0.6	3.2	0.5	2.8	0.4	2.7	ns			
Max data rate			60		60		60		60		Mbps			

SCES639B-JANUARY 2007-REVISED MAY 2012

Switching Characteristics

over recommended operating free-air temperature range, V_{CCA} = 2.5 V \pm 0.2 V (unless otherwise noted)

PARAMETER	FROM	TO	V _{CCB} = 2.5 V ± 0.2 V		V _{CCB} = ± 0.3		V _{CCB} = 5 V ± 0.5 V		UNIT	
	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX		
tod	А	В	1.1	6.3	1	5.2	0.9	4.7	20	
	В	А	1.2	6.6	1.1	5.1	0.9	4.4	ns	
	05	А		1		1		1		
t _{en}	OE	В		1		1		1	μs	
	05	А	5.1	21.3	4.6	15.2	4.6	13.2	~~~	
t _{dis}	OE	В	4.4	20.8	3.8	16	3.9	13.9	ns	
t _{rA} , t _{fA}	A-port rise a	nd fall times	0.8	3	0.8	3	0.8	3	ns	
t _{rB} , t _{fB}	B-port rise a	nd fall times	0.7	3	0.5	2.8	0.4	2.7	ns	
Max data rate			100		100		100		Mbps	

Switching Characteristics

over recommended operating free-air temperature range, V_{CCA} = 3.3 V \pm 0.3 V (unless otherwise noted)

PARAMETER	FROM	TO	V _{CCB} = 3 ± 0.3		V _{CCB} = ± 0.5	UNIT	
	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	
	А	В	0.9	4.7	0.8	4	
t _{pd}	В	А	1	4.9	0.9	4.5	ns
	05	А		1		1	
t _{en}	OE	В		1		1	μs
	OE	А	4.6	15.2	4.3	12.1	20
t _{dis}	ÛE	В	3.8	16	3.4	13.2	ns
t _{rA} , t _{fA}	A-port rise a	and fall times	0.7	2.5	0.7	2.5	ns
t _{rB} , t _{fB}	B-port rise a	and fall times	0.5	2.3	0.4	2.7	ns
Max data rate			100		100		Mbps



SCES639B - JANUARY 2007 - REVISED MAY 2012

www.ti.com

Operating Characteristics

 $T_A = 25^{\circ}C$

						V _{CCA}					
			1.2 V	1.2 V	1.5 V	1.8 V	2.5 V	2.5 V	3.3 V		
PARAMETER			V _{CCB}								
		TEST CONDITIONS	5 V	1.8 V	1.8 V	1.8 V	2.5 V	5 V	3.3 V to 5 V	UNIT	
			TYP	TYP	TYP	TYP	TYP	TYP	TYP		
<u> </u>	A-port input, B-port output	$C = 0.1 \pm 10 \text{ MHz}$	7.8	8	8	7	7	8	8	pF	
C _{pdA}	B-port input, A-port output	$C_{L} = 0, f = 10 \text{ MHz},$ $t_{r} = t_{f} = 1 \text{ ns},$	12	11	11	11	11	11	11		
C	A-port input, B-port output	OE = V _{CCA} (outputs enabled)	38.1	28	29	29	29	29	30	рг	
C _{pdB}	B-port input, A-port output	(outputs enabled)	25.4	18	17	17	18	20	21		
~	A-port input, B-port output	$C_1 = 0, f = 10 \text{ MHz},$	0.01	0.01	0.01	0.01	0.01	0.01	0.01		
C _{pdA}	A B-port input, A-port output	$t_r = t_f = 1 \text{ ns},$	0.01	0.01	0.01	0.01	0.01	0.01	0.01	+	
C	A-port input, B-port output	OE = GND	0.01	0.01	0.01	0.01	0.01	0.01	0.02		
C _{pdB}	B-port input, A-port output	(outputs disabled)	0.01	0.01	0.01	0.01	0.01	0.01	0.03		

SCES639B - JANUARY 2007 - REVISED MAY 2012



www.ti.com

PRINCIPLES OF OPERATION

Applications

The TXB0101 can be used in level-translation applications for interfacing devices or systems operating at different interface voltages with one another.

Architecture

The TXB0101 architecture (see Figure 2) does not require a direction-control signal to control the direction of data flow from A to B or from B to A. In a dc state, the output drivers of the TXB0101 can maintain a high or low, but are designed to be weak, so that they can be overdriven by an external driver when data on the bus starts flowing the opposite direction.

The output one shots detect rising or falling edges on the A or B ports. During a rising edge, the one shot turns on the PMOS transistors (T1, T3) for a short duration, which speeds up the low-to-high transition. Similarly, during a falling edge, the one shot turns on the NMOS transistors (T2, T4) for a short duration, which speeds up the high-to-low transition. The typical output impedance during output transition is 70 Ω at V_{CCO} = 1.2 V to 1.8 V, 50 Ω at V_{CCO} = 1.8 V to 3.3 V, and 40 Ω at V_{CCO} = 3.3 V to 5 V.





Figure 2. Architecture of TXB0101 I/O Cell



Input Driver Requirements

Typical I_{IN} vs V_{IN} characteristics of the TXB0101 are shown in Figure 3. For proper operation, the device driving the data I/Os of the TXB0101 must have drive strength of at least ±2 mA.



A. V_T is the input threshold voltage of the TXB0101 (typically $V_{ccl}/2$.

B. V_D is the supply voltage of the external driver.

Figure 3. Typical I_{IN} vs V_{IN} Curve

Power Up

During operation, ensure that $V_{CCA} \le V_{CCB}$ at all times. During power-up sequencing, $V_{CCA} \ge V_{CCB}$ does not damage the device, so any power supply can be ramped up first. The TXB0101 has circuitry that disables all output ports when either V_{CC} is switched off ($V_{CCA/B} = 0$ V).

Enable and Disable

The TXB0101 has an OE input that is used to disable the device by setting OE = low, which places all I/Os in the high-impedance (Hi-Z) state. The disable time (t_{dis}) indicates the delay between when OE goes low and when the outputs are actually disabled (Hi-Z). The enable time (t_{en}) indicates the amount of time the user must allow for the one-shot circuitry to become operational after OE is taken high.

Pullup or Pulldown Resistors on I/O Lines

The TXB0101 is designed to drive capacitive loads of up to 70 pF. The output drivers of the TXB0101 have low dc drive strength. If pullup or pulldown resistors are connected externally to the data I/Os, their values must be kept higher than 50 k Ω to ensure that they do not contend with the output drivers of the TXB0101.

For the same reason, the TXB0101 should not be used in applications such as I²C or 1-Wire where an opendrain driver is connected on the bidirectional data I/O. For these applications, use a device from the TI TXS01xx series of level translators. TXB0101


SCES639B – JANUARY 2007 – REVISED MAY 2012

www.ti.com

ISTRUMENTS

EXAS

PARAMETER MEASUREMENT INFORMATION



A. C_L includes probe and jig capacitance.

B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z₀ = 50 Ω , dv/dt \geq 1 V/ns.

C. The outputs are measured one at a time, with one transition per measurement.

- D. t_{PLH} and t_{PHL} are the same as t_{pd} .
- E. V_{CCI} is the V_{CC} associated with the input port.
- F. V_{CCO} is the V_{CC} associated with the output port.
- G. All parameters and waveforms are not applicable to all devices.

Figure 4. Load Circuits and Voltage Waveforms



Page

SCES639B - JANUARY 2007 - REVISED MAY 2012

Changes from Revision A (November 2008) to Revision B

Added notes to pin out graphics.1



10-Jun-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TXB0101DBVR	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(NFCF ~ NFCR)	Samples
TXB0101DBVRG4	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(NFCF ~ NFCR)	Samples
TXB0101DBVT	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(NFCF ~ NFCR)	Samples
TXB0101DBVTG4	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(NFCF ~ NFCR)	Samples
TXB0101DCKR	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	270	Samples
TXB0101DCKRG4	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	270	Samples
TXB0101DCKT	ACTIVE	SC70	DCK	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM		270	Samples
TXB0101DCKTG4	ACTIVE	SC70	DCK	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	270	Samples
TXB0101DRLR	ACTIVE	SOT	DRL	6	4000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	27R	Samples
TXB0101DRLT	ACTIVE	SOT	DRL	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	27R	Samples
TXB0101YZPR	ACTIVE	DSBGA	YZP	6	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	(277 ~ 27N)	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.



PACKAGE OPTION ADDENDUM

10-Jun-2014

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

⁽⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


PACKAGE MATERIALS INFORMATION

www.ti.com


Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TXB0101DBVR	SOT-23	DBV	6	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
TXB0101DBVT	SOT-23	DBV	6	250	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
TXB0101DCKR	SC70	DCK	6	3000	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
TXB0101DCKT	SC70	DCK	6	250	179.0	8.4	2.2	2.5	1.2	4.0	8.0	Q3
TXB0101DRLR	SOT	DRL	6	4000	180.0	8.4	1.98	1.78	0.69	4.0	8.0	Q3
TXB0101DRLT	SOT	DRL	6	250	180.0	8.4	1.98	1.78	0.69	4.0	8.0	Q3
TXB0101YZPR	DSBGA	YZP	6	3000	178.0	9.2	1.02	1.52	0.63	4.0	8.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

1-Mar-2014



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TXB0101DBVR	SOT-23	DBV	6	3000	202.0	201.0	28.0
TXB0101DBVT	SOT-23	DBV	6	250	202.0	201.0	28.0
TXB0101DCKR	SC70	DCK	6	3000	203.0	203.0	35.0
TXB0101DCKT	SC70	DCK	6	250	203.0	203.0	35.0
TXB0101DRLR	SOT	DRL	6	4000	202.0	201.0	28.0
TXB0101DRLT	SOT	DRL	6	250	202.0	201.0	28.0
TXB0101YZPR	DSBGA	YZP	6	3000	220.0	220.0	35.0

DBV (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES:
 - A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
 - D. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
 - E Falls within JEDEC MO-178 Variation AB, except minimum lead width.



LAND PATTERN DATA



NOTES:

- A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



DCK (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
 - D. Falls within JEDEC MO-203 variation AB.



LAND PATTERN DATA



NOTES:

- A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



DRL (R-PDSO-N6)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994. B. This drawing is subject to change without notice.


🖄 Body dimensions do not include mold flash, interlead flash, protrusions, or gate burrs. Mold flash, interlead flash, protrusions, or gate burrs shall not exceed 0,15 per end or side.

D. JEDEC package registration is pending.



DRL (R-PDSO-N6)

PLASTIC SMALL OUTLINE




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
- E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
- F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- G. Side aperture dimensions over-print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.



YZP (R-XBGA-N6)

DIE-SIZE BALL GRID ARRAY



- Α.
- B. This drawing is subject to change without notice.
- C. NanoFree™ package configuration.

NanoFree is a trademark of Texas Instruments.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2014, Texas Instruments Incorporated