

# **12-V/3.3-V Hot Swap and ORing Controller with I <sup>2</sup>C™ and Load Current Monitor for AdvancedMC™**

**Check for Samples: [TPS2459](http://www.ti.com/product/tps2459#samples)**

- **<sup>23</sup>• ATCA AdvancedMC™ Compliant • ATCA Carrier Boards**
- **• Full Power Control for an AdvancedMC™ • MicroTCA™Power Modules Module • AdvancedMC™ Slots**
- **• Independently Programmable 12-V Current • Systems Using 12-V and 3.3-V Channels Limit and Fast Trip • Base Stations**
- **• 3.3-V and 12-V FET ORing Control for MicroTCA™ DESCRIPTION**
- 
- 
- **I<sup>2</sup>C™ Power Good and Fault Reporting**
- **EXECTM** Programmable Fault Times and Limits
- 
- 
- <span id="page-0-0"></span>

# **<sup>1</sup>FEATURES APPLICATIONS**

- 
- 
- 
- 
- 

**• 12-V Output Shuts Off If 3.3-V Output Shuts** The TPS2459 hot-plug controller performs all **Off Off necessary** power interface functions for an AdvancedMC™ (Advanced Mezzanine Card). A fully **• Internal 3.3-V Current Limit and ORing** integrated 3.3-V channel provides inrush control, **<sup>2</sup>C™ Power Good and Fault Reporting** over-current protection, and FET ORing. <sup>A</sup> 12-V **<sup>2</sup>C™ Programmable Fault Times and Limits** channel provides the same functions using external **• FET Status Bits for 3.3-V and 12-V Channels** FETs and sense resistors. The 3.3-V current limit is factory set to AdvancedMC™ compliant levels while **Figure 12-V and 3.3-V Example 12-V** current limit is programmed using external<br> **12-Pin QFN Package**<br> **12-Pin QFN Package**<br> **12-Pin QFN Package sense** resistors. The accurate current sense comparators of the TPS2459 satisfy the narrow ATCA™ AdvancedMC™ current limit requirements.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of **AA** Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. AdvancedMC, MicroTCA are trademarks of PCI Industrial Computer Manufacturers Group. I<sup>2</sup>C is a trademark of Phillips.

#### **ORDERING INFORMATION**



### **ABSOLUTE MAXIMUM RATINGS(1)**

over  $-40^{\circ}$ C  $\leq$  T<sub>J</sub>  $\leq$  85°C (unless otherwise noted)

<span id="page-1-0"></span>

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only. Functional operation of the device under any conditions beyond those indicated under recommended operating conditions is neither implied nor guaranteed. Exposure to absolute maximum rated conditions for extended periods of time may affect device reliability.

#### **DISSIPATION RATINGS**



#### **RECOMMENDED OPERATING CONDITIONS**

over  $-40^{\circ}$ C  $\leq$  T<sub>J</sub>  $\leq$  85°C (unless otherwise noted)





### **ELECTRICAL CHARACTERISTICS**

over –40°C ≤ Tյ ≤ 85°C, V<sub>IN3</sub> =V<sub>VDD3</sub> = 3.3 V, V<sub>IN12</sub> = V<sub>SENP</sub> = V<sub>SENM</sub> = V<sub>SETP</sub> = 12 V, V<sub>EN3</sub>=V<sub>EN12</sub>=logic 1 or open, V<sub>AGND</sub> =  $V_{\sf GNDA}$  = V<sub>GNDB</sub> = 0 V, V<sub>SUM12</sub> = 6.8 kΩ to GND, , V<sub>SUM3</sub> = 3.3 kΩ to GND. All other pins OPEN, all I<sup>2</sup>C™ bits at different values, all voltages referenced to GND. (unless otherwise noted)

<span id="page-2-4"></span><span id="page-2-3"></span><span id="page-2-2"></span><span id="page-2-1"></span><span id="page-2-0"></span>

**EXAS** 

# **ELECTRICAL CHARACTERISTICS (continued)**

over –40°C ≤ Tյ ≤ 85°C, V<sub>IN3</sub> =V<sub>VDD3</sub> = 3.3 V, V<sub>IN12</sub> = V<sub>SENP</sub> = V<sub>SENM</sub> = V<sub>SETP</sub> = 12 V, V<sub>EN3</sub>=V<sub>EN12</sub>=logic 1 or open, V<sub>AGND</sub> =  $V_{\sf GNDA}$  = V<sub>GNDB</sub> = 0 V, V<sub>SUM12</sub> = 6.8 kΩ to GND, , V<sub>SUM3</sub> = 3.3 kΩ to GND. All other pins OPEN, all I<sup>2</sup>C™ bits at different values, all voltages referenced to GND. (unless otherwise noted)

<span id="page-3-0"></span>

(1) When setting an address bit to a logic 1 the pin should be connected to VINT.



### **ELECTRICAL CHARACTERISTICS (continued)**

over –40°C ≤ Tյ ≤ 85°C, V<sub>IN3</sub> =V<sub>VDD3</sub> = 3.3 V, V<sub>IN12</sub> = V<sub>SENP</sub> = V<sub>SENM</sub> = V<sub>SETP</sub> = 12 V, V<sub>EN3</sub>=V<sub>EN12</sub>=logic 1 or open, V<sub>AGND</sub> =  $V_{\sf GNDA}$  = V<sub>GNDB</sub> = 0 V, V<sub>SUM12</sub> = 6.8 kΩ to GND, , V<sub>SUM3</sub> = 3.3 kΩ to GND. All other pins OPEN, all I<sup>2</sup>C™ bits at different values, all voltages referenced to GND. (unless otherwise noted)



(2) When setting an address bit to a logic 1 the pin should be connected to VINT.

# <span id="page-5-0"></span>**TPS2459 FUNCTIONAL BLOCK DIAGRAMS**







<span id="page-6-0"></span>

#### **Circuitry Common to Both Channels**



**EXAS ISTRUMENTS** 

SLUS917E –FEBRUARY 2009–REVISED MAY 2013 **[www.ti.com](http://www.ti.com)**

### **DEVICE INFORMATION**

**TPS2459 (Top View)**



**Figure 1.**

#### **TERMINAL FUNCTIONS**





# **TERMINAL FUNCTIONS (continued)**











**EXAS ISTRUMENTS** 

#### SLUS917E –FEBRUARY 2009–REVISED MAY 2013 **[www.ti.com](http://www.ti.com)**



# **[TPS2459](http://www.ti.com/product/tps2459?qgpn=tps2459)**



#### **[www.ti.com](http://www.ti.com)** SLUS917E –FEBRUARY 2009–REVISED MAY 2013







**Figure 20. OUT12 Overloaded While Supplying 6.7 A**



**[TPS2459](http://www.ti.com/product/tps2459?qgpn=tps2459)**

**[www.ti.com](http://www.ti.com)** SLUS917E –FEBRUARY 2009–REVISED MAY 2013

#### **Control and Status Registers**

<span id="page-14-0"></span>Seven 8-bit registers are used to control and read the status of the TPS2459. Registers 3 and 4 control the 12-V channel. Rregister 5 controls the 3-V channel. Register 6 contains eight general configuration bits. Read-only registers 7, 8, and 9 report back system status to the I<sup>2</sup>C™ controller. All ten registers use the I<sup>2</sup>C™ protocol and are organized as follows shown in [Table](#page-14-0) 1.







#### <span id="page-15-2"></span>**Summary of Registers**

#### **Table 2. Summary of Registers**

<span id="page-15-1"></span><span id="page-15-0"></span>









### **DETAILED DESCRIPTION OF REGISTERS**

#### **Table 3. Register 3: 12-V Channel Configuration (Read/Write)**

<b>BIT</b>	<b>NAME</b>	<b>DEFAULT</b>	<b>DESCRIPTION</b>
	12CL <sub>0</sub>		Clearing bit reduces 12-V current limit and fast threshold by 5%.
	12CL1		Clearing bit reduces 12-V current limit and fast threshold by 10%.
	12CL2		Clearing bit reduces 12-V current limit and fast threshold by 20%.
	12CL3		Clearing bit reduces 12-V current limit and fast threshold by 40%.
4	12PG0		Clearing bit reduces 12-V power good threshold by 600 mV.
5	12PG1		Clearing bit reduces 12-V power good threshold by 1.2 V.
6	12HP	$\Omega$	Setting bit shifts 12-V OR VTURNOFF from -3 mV to +3 mV nominal.
	12OR		Clearing bit turns off 12-V ORing FET by pulling BLK low.

**<sup>12</sup>CL[3:0]** These four bits adjust the 12-V current limit and fast trip threshold using the I2CTM interface. Setting the bits to 1111B places the 12-V current limit at its maximum level, corresponding to 675 mV at SUM12. The fast trip threshold then equals 100 mV. Clearing all bits reduces the current limit and fast trip threshold to 25% of these maximums.

**12OR** Clearing this bit forces the BLK pin low, keeping the 12-V ORing FET off. Clearing this bit does not prevent current from flowing through the FET's body diode.

<span id="page-17-1"></span><span id="page-17-0"></span>

#### **Table 4. Register 4: 12-V Channel Configuration (Read/Write)**

- <span id="page-17-2"></span>**12FT[4:0]** These five bits adjust the 12-V channel fault time. The least-significant bit has a nominal weight of 0.45 ms, so fault times ranging from 0.45 ms (for code 00001B) to 13.95 ms (for code 11111B) can be programmed. The code xFT = 00000B should not be used. In general the shortest fault time that fully charges downstream bulk capacitors without generating a fault should be used. Once the load capacitors have fully charged, the fault time can be reduced to provide faster short circuit protection. See Setting Fault Time section.
- **12EN** This bit serves as a master enable for the 12-V channel. Setting the bit allows the 12-V channel to operate normally. Clearing the bit disables the channel by pulling PASS and BLK low.
- 12UV Setting this bit prevents 12-V channel from turning on until VOUT12 falls below the bleed-down threshold of 100 mV. This feature ensures that downstream devices reset by requiring their supply voltage to fall to nearly zero before the channel can enable them.
- **12DS** Clearing this bit disconnects the bleed-down resistor that otherwise connects from OUT12 to ground. Systems using redundant power supplies should clear 12DS to prevent the bleed-down resistor from continuously sinking current.

**<sup>12</sup>PG[1:0]** These two bits adjust the 12-V power good threshold. Setting the bits to 11B places the power good threshold at its maximum level of 10.5 V . Setting the bits to 00B places the threshold at its minimum level of 8.7 V. The lower thresholds may prove desirable in systems that routinely experience large voltage droops.

**<sup>12</sup>HP** Setting this bit moves the 12-V ORing turn off threshold from –3 mV to +3 mV. A positive threshold prevents reverse current from flowing through the channel, but it may cause the ORing FET to repeatedly cycle on-and-off if the load is too light to maintain the required positive voltage drop across the combined resistance of the external FETs and the sense resistor. For further information, see Adjusting ORing Turn Off Threshold For High Power Loads section.



#### **Table 5. Register 5: 3.3-V Channel Configuration (Read/Write)**

<span id="page-18-1"></span><span id="page-18-0"></span>

- <span id="page-18-2"></span>**3FT[4:0]** These five bits adjust the 3-V channel fault time. The least-significant bit has a nominal weight of 0.45 ms, so fault times ranging from 0.45 ms (for code 00001B) to 13.95 ms (for code 11111B) can be programmed. The code xFT = 00000B should not be used. In general the shortest fault time that fully charges downstream bulk capacitors without generating a fault should be used. See the Setting Fault Time section.
- **3EN** This bit serves as a master enable for the 3-V channel. Setting this bit allows the 3-V channel to operate normally, provided the EN3 pin is also asserted. Clearing this bit disables the channel by removing gate drive to the internal pass FET, regardless of the state of the EN3 pin.
- **3UV** Setting this bit prevents the 3-V channel from turning on until VOUT3 falls below the bleed-down threshold of 100 mV. This feature ensures that downstream devices reset by requiring their supply voltage to fall to nearly zero before the channel can enable them.
- **3DS** Clearing this bit disconnects the bleed-down resistor that otherwise connects from OUT3 to ground. Systems using redundant power supplies should clear 3DS to prevent the bleed-down resistor from continuously sinking current.

 $\begin{array}{c|c|c|c|c} \hline \text{6} & \text{space} & \text{} & \text{0} \end{array}$ 

5 DISA 0 This bit must be set to 1.

<span id="page-19-0"></span>

# **Table 6. Register 6: System Configuration (Read/Write)**



T DCC 0 Setting bit allows the 12-V channel to operate despite loss of 3.3 V. For μTCA and AMC

applications this bit should be low.

- **FLTMODE** Setting this bit allows a channel to attempt an automatic restart after an overcurrent condition has caused it to time out and shut off. The retry period equals approximately 100 times the programmed fault time. The FLTMODE bit affects all four channels. If cross-connection is enabled (DCC = 0), a fault on the 3.3-V channel turns off the 12-V channel. If the 3.3-V channel automatically restarts because FLTMODE = 1, the 12-V channel remains disabled until its enable bit (12EN) is cycled off and on.
- <span id="page-19-1"></span>**ENPOL** This bit must be 0.
- **3ORON** Setting this bit allows the 3.3-V ORing function to operate normally. Clearing this bit prevents a VOUT3 > VIN3 condition from turning off the 3 V channel and forces 3A / 3B ORing to behave as if IN3A >> OUT3A, and IN3B >> OUT3B... This bit is typically cleared for non-redundant systems.
- **12VNRS** Setting this bit increases the current limit for the 12-V channel to its maximum value during the initial inrush period that immediately follows the enabling of the channel. During inrush, the current limit behaves as if 12CL[3:0] = 1111B. After the current drops below this limit, signifying the end of the inrush period, the current limit returns to normal operation. This function is intended for use in non-redundant systems with capacitive loads. Setting this bit forces the 12-V current limiters to behave as though the current limit adjust bits R0[3:0], R3[3:0] are set to 1111 right after EN asserts and will persist until the channel comes out of current limit or the fault timer times out, whichever comes first.
- **DISA** This bit must be set to 1.
- **DCC** Setting this bit disables cross-connection. If DCC = 0, when the 3.3-V channel experiences a fault, both it and the 12-V channel turn off. If DCC = 1, then the 12-V channel continues to operate even if the 3.3-V channel experiences a fault.

**STRUMENTS** 



#### **Table 7. Register 7: Latched Channel Status Indicators (Read-only, cleared on read)**

<span id="page-20-0"></span>

<span id="page-20-1"></span>**12PG** This bit is set if the voltage on OUT12 drops below the power-good threshold set by the 12PG[1:0] bits, and it remains set until Register 7 is read.

- **12FLT** This bit is set if the fault timer on the 12-V channel has run out, and it remains set until Register 7 is read.
- **3PG** This bit is set if the voltage on OUT3 drops below the power-good threshold, and it remains set until Register 7 is read.
- **3FLT** This bit is set if the fault timer on the 3.3-V channel runs out, and it remains set until Register 7 is read.

#### **Table 8. Register 8: Latched Status Indicators (Read-only, cleared on read)**



- <span id="page-20-2"></span>**12OC** This bit is set if the voltage on the PASS pin drops below the timer start threshold, signifying a current limit condition. This bit remains set until Register 8 is read. This bit is set each time channel is turned on. A second read cycle after turn on is required to determine true status.
- <span id="page-20-3"></span>**12FTR** This bit is set if the voltage across the sense resistor for the 12-V channel exceeds the fast trip threshold. This bit remains set until Register 8 is read. This bit remains set until Register 8 is read. This bit is set each time channel is turned on. A second read cycle after turn on is required to determine true status.
- <span id="page-20-4"></span>**3OC** This bit is set if the gate-to-source voltage on the 3 V channel pass FET drops low enough to start the fault timer. This bit remains set until Register 8 is read. This bit remains set until Register 8 is read. This bit is set each time channel is turned on. A second read cycle after turn on is required to determine true status.
- **3FTR** This bit is set if the current through the 3 V channel exceeds the fast trip threshold. This bit remains set until Register 8 is read.

#### **Table 9. Register 9: Unlatched Status Indicators (Read-only)**





**3BS** This bit goes low when the 3 V ORing logic commands the 3 V pass FET on, indicating that a reverse blocking condition does not exist.

**3GS** This bit goes low when the 3 V FET gate-to-source voltage exceeds 1.75 V, indicating that the 3 V FET should be on.



## **APPLICATION INFORMATION**

The TPS2459 has been designed to simplify compliance with the PICMG-AMC.R2.0 and PICMG-MTCA.0 specifications. These specifications were developed by the PCI Industrial Computer Manufacturers Group (PICMG). These two specifications are derivations of the PICMG-ATCA (Advanced Telecommunication Computing Architecture) specification originally released in December, 2002.

PICMG-AMC Highlights

- AMC Advanced Mezzanine Cards
- Designed to Plug into ATCA Carrier Boards
- AdvancedMC™ Focuses on Low Cost
- 1 to 8 AdvancedMC™ per ATCA Carrier Board
- 3.3-V Management Power Maximum Current Draw of 150 mA
- 12-V Payload Power Converted to Required Voltages on AMC
- Maximum 80 W Dissipation per AdvancedMC™
- Hotswap and Current Limiting and must be Present on Carrier Board
- For details, see [www.picmg.org/](http://www.picmg.org/v2internal/AdvancedMC.htm)

#### PICMG-MTCA Highlights

- MTCA MicroTelecommunications Computing Architecture
- Architecture for Using AMCs without an ATCA Carrier Board
- Up to 12 AMCs per System, plus Two MicroTCA Carrier Hub (MCH)s, plus Two Cooling Units (CU)s
- Focuses on Low Cost Commoditizes the Hardware
- All Functions of ATCA Carrier Board must be Provided
- MicroTCA is also known as MTCA, mTCA, μTCA or uTCA
- For details, see [www.picmg.org/](http://www.picmg.org/v2internal/microTCA.htm)

#### **Introduction**

The TPS2459 controls a 12-V power path and a 3.3-V power path in a 32-pin QFN package. An I<sup>2</sup>C™ interface enables the implementation using one small integrated circuit, but it also provides many opportunities for design customization. The following sections describe the main functions of the TPS2459 and provide guidance for designing systems around this device.

#### **Control Logic and Power-On Reset**

The TPS2459 circuitry, including the l<sup>2</sup>C<sup>™</sup> interface, draws power from an internal bus fed by a preregulator. A capacitor attached to the VINT pin provides decoupling and output filtering for this preregulator. It can draw power from either of the two inputs (IN12, IN3) or from either of two outputs (OUT12, OUT3). This feature allows the internal circuitry to function regardless of which channels receive power, or from what source. The two external FET drive pins (PASS, BLK) are held low during startup to ensure that the 12-V channel remains off. The internal 3.3-V channel is also held off. When the voltage on the internal VINT rail exceeds approximately 1 V, the power-on reset circuit loads the internal registers with the default values listed in Detailed Description of Registers section.



#### **Enable Functions**

[Table](#page-23-0) 10 lists the specific conditions required to enable the two channels of the TPS2459. The 3.3-V channel has an active-high enable pin with a 200-kΩ internal pullup resistor. The enable pin must be pulled high, or allowed to float high, to enable the channel. The I<sup>2</sup>C™ interface includes an enable bit for each of the two channels. The bit corresponding to a channel must be set to enable the channel. Both channels also include bleed-down threshold comparators. Setting the bleed-down control bit ensures that a channel cannot turn on until its output voltage drops below about 100 mV. This feature supports applications in which removal and restoration of power reinitializes the state of downstream loads. The 12-V channel also includes a cross-connection feature to support PICMG.AMC™ and MicroTCA™ requirements. When enabled, this feature ensures that when the 3.3-V output drops below 2.85 V, the 12-V channel automatically shuts off. This feature can be disabled by setting the DCC bit in Register 6.



#### **Table 10. Enable Requirements**

#### <span id="page-23-0"></span>**Fault, Powergood, Overcurrent and FET Status Bits**

<span id="page-23-1"></span>The TPS2459 I<sup>2</sup>C™ interface includes six status bits for each channel, for a total of 12 bits. These status bits occupy registers 7, 8, and 9. [Table](#page-23-1) 11 summarizes the locations of these bits.



#### **Table 11. Location**

#### **Current Limit and Fast Trip Thresholds**

Both channels monitor current by sensing the voltage across a resistor. The 3.3-V channel uses an internal sense resistor with a nominal value of 290 mΩ. The 12-V channel uses an external sense resistor that typically lies in the range of 4 mΩ to 10 mΩ. Each channel features two distinct thresholds: a current limit threshold and a fast trip threshold.

The current limit threshold sets the regulation point of a feedback loop. If the current flowing through the channel exceeds the current limit threshold, then this feedback loop reduces the gate-to-source voltage imposed on the pass FET. This causes the current flowing through the channel to settle to the value determined by the current limit threshold. For example, when a module first powers up, it draws an inrush current to charge its load capacitance. The current limit feedback loop ensures that this inrush current does not exceed the current limit threshold.

The current limit feedback loop has a finite response time. Serious faults such as shorted loads require a faster response in order to prevent damage to the pass FETs or voltage sags on the supply rails. A comparator monitors the current flowing through the sense resistor, and if it ever exceeds the fast trip threshold it immediately shuts off the channel. Then it will immediately attempt a normal turn on which allows the current limit feedback loop time to respond. The fast trip threshold is normally set 2 to 5 times higher than the current limit.



#### **3.3-V Current Limiting**

The 3.3-V management power channel includes an internal pass FET and current sense resistor. The onresistance of the management channel (including pass FET, sense resistor, metallization resistance, and bond wires) typically equals 290 mΩ and never exceeds 500 mΩ. The AdvancedMC™ specification allows a total of 1 Ω between the power source and the load. The TPS2459 never consumes more than half of this requirement.

#### **3.3-V Fast Trip Function**

The 3.3-V fast trip function protects the channel against short-circuit events. If the current through the channel exceeds a nominal value of 300 mA, then the TPS2459 immediately disables the internal pass transistor and then allows it to slowly turn back on into current limiting.

#### **3.3-V Current Limit Function**

<span id="page-24-0"></span>The 3.3-V current limit function internally limits the current to comply with the AdvancedMC™ and MicroTCA™ specifications. External resistor  $R_{SUM3}$  allows the user to adjust the current limit threshold. The nominal current limit threshold  $I_{LIMIT}$  is shown in [Equation](#page-24-0) 1.

$$
I_{\text{LIMIT}} = \frac{650 \text{ V}}{R_{\text{SUM3}}} \tag{1}
$$

A 3320-Ω resistor gives a nominal current limit of  $I_{LIMIT}$  = 195 mA which complies with AdvancedMC™ and MicroTCA™ specifications. This resistance corresponds to an EIA 1% value. Alternatively, a 3.3-kΩ resistor also suffices. Whenever the 3.3-V channel enters current limit, its fault timer begins to operate (see Fault Timer Programming section).

#### **3.3-V Over-Temperature Shutdown**

The 3.3-V over-temperature shutdown is enabled if the 3.3 V channel remains in current limit while the die temperature exceeds approximately 140°C. When this occurs, the channel operating in current limit turns off until the chip cools by approximately 10°C.

#### **3.3-V ORing**

The 3.3-V channel limits reverse current flow by sensing the input-to-output voltage differential and turning off the internal pass FET when this differential drops below –3 mV. This corresponds to a nominal reverse current flow of 10 mA. The pass FET turns back on when the differential exceeds +10 mV. These thresholds provide a nominal 13 mV of hysteresis to help prevent false triggering. This feature allows the implementation of redundant power supplies (also known as supply ORing).

If the 3.3-V channel does not use redundant supplies, the 3ORON bit can be cleared to disable the ORing circuitry. This precaution eliminates the chance that transients might trigger the ORing circuitry and upset system operation.

# **12-V Fast Trip and Current Limiting**

<span id="page-25-3"></span>[Figure](#page-25-0) 21 shows a simplified block diagram of the circuitry associated with the fast trip and current limit circuitry in the 12-V channel, which requires an external N-channel pass FET and three external resistors. These resistors allow the user to independently set the fast trip threshold and the current limit threshold, as described below.



**Figure 21. 12-V Channel Threshold Circuitry**

#### <span id="page-25-0"></span>**12-V Fast Trip Function**

The 12-V fast trip function protects the channel against short-circuit events. If the voltage across external resistor R<sub>SENSE</sub> exceeds the fast trip threshold, then the TPS2459 immediately disables the pass transistor. The 12CL bits set the magnitude of the fast trip threshold. When 12CL = 1111B, the fast trip threshold nominally equals 100 mV. The fast trip current  $I_{FT}$  corresponding to this threshold is shown in [Equation](#page-25-1) 2.

$$
I_{FT} = \frac{100 \text{ mV}}{R_{SENSE}}
$$
 (2)

The recommended value of  $(R_{\text{SENSE}} = 5 \text{ m}\Omega)$  sets the fast trip threshold at 20 A for 12CL = 1111B. This choice of sense resistor corresponds to the maximum 19.4 A inrush current allowed by the MicroTCA™ specification.

#### **12-V Current Limit Function**

<span id="page-25-1"></span>FT =  $\frac{R_{\text{SENSE}}}{R_{\text{SENSE}}}$ <br>commended value of (R<sub>SENS</sub><br>resistor corresponds to the<br>current Limit Function<br>2-V current limit function reg<br>aling I<sub>LIMIT</sub>. The current limit if<br>the voltage across external<br>ws through R<sub>SET</sub> The 12-V current limit function regulates the PASS pin voltage to prevent the current through the channel from exceeding I<sub>LIMIT</sub>. The current limit circuitry includes two amplifiers,  ${\sf A}_1$  and  ${\sf A}_2$ , as shown in [Figure](#page-25-0) 21. Amplifier  ${\sf A}_1$ forces the voltage across external resistor  $R_{SET}$  to equal the voltage across external resistor  $R_{SENSE}$ . The current that flows through R<sub>SET</sub> also flows through external resistor R<sub>SUM</sub>, generating a voltage on the 12SUM pin is shown in [Equation](#page-25-2) 3.

$$
V_{12SUM} = \left(\frac{R_{SENSE} \times R_{SUM}}{R_{SET}}\right) \times I_{SENSE}
$$
 (3)

<span id="page-25-2"></span>Amplifier A2 senses the voltage on the 12SUM pin. As long as this voltage is less than the reference voltage on its positive input (nominally 0.675 V for 12CL = 1111B), the amplifier sources current to PASS. When the voltage on the 12SUM pin exceeds the reference voltage, amplifier A2 begins to sink current from PASS. The gate-tosource voltage of pass FET MPASS drops until the voltages on the two inputs of amplifier A2 balance. The current flowing through the channel then nominally is shown in [Equation](#page-26-0) 4.



<span id="page-26-0"></span>

$$
I_{LIMIT} = \left(\frac{R_{SET}}{R_{SUM} \times R_{SENSE}}\right) \times 0.675 \text{ V}
$$
\n(4)

<span id="page-26-1"></span>The recommended value of R<sub>SUM</sub> is 6810 Ω. This resistor should never equal less than 675 Ω to prevent excessive currents from flowing through the internal circuitry. Using the recommended values of R<sub>SENSE</sub> = 5 m $\Omega$ and  $R_{SUM} = 6810 \Omega$  gives [Equation](#page-26-1) 5.

$$
I_{LIMIT} = \left(\frac{0.0198 \text{ A}}{\Omega}\right) \times R_{SET} \tag{5}
$$

A system capable of powering an 80-W AdvancedMC™ module consumes a maximum of 8.25 A according to MicroTCA™ specifications. The above equation suggests R<sub>SET</sub> = 417 Ω. The nearest 1% EIA value equals 422 Ω. The selection of R<sub>SET</sub> for MicroTCA™ power modules is described in the Redundant vs. Non-redundant Inrush Current Limiting section.

#### **12-V Inrush Slew Rate Control**

Although it is possible to slow the gate slew rate, it is very unlikely that would be necessary since the TPS2459 limits inrush current at turn on. The limit level is programmed by the user.

<span id="page-26-2"></span>As normally configured, the turn-on slew rate of the 12-V channel output voltage  $V_{\text{OUT}}$  is shown in [Equation](#page-26-2) 6.

$$
\frac{\Delta V_{OUT}}{\Delta t} \cong \frac{I_{SRC}}{C_g}
$$

where

- l<sub>SRC</sub> equals the current sourced by the PASS pin (nominally 30 μA)
- $C_{q}$  equals the effective gate capacitance (6)  $C_{q}$  equals the effective gate capacitance

<span id="page-26-3"></span>For purposes of this computation, the effective gate capacitance approximately equals the reverse transfer capacitance,  $C_{RSS}$ . To reduce the slew rate, increase  $C_g$  by connecting additional capacitance from PASS to ground. Place a resistor of at least 1000  $\Omega$  in series with the additional capacitance to prevent it from interfering with the fast turn off of the FET.



**Figure 22. RC Slew Rate Control**



#### **Redundant vs. Non-Redundant Inrush Current Limiting**

The TPS2459 can support redundant and non-redundant systems. Redundant systems generally use a single fixed current limit, as described above. Non-redundant systems often allow a higher current limit during inrush to compensate for the lack of a redundant supply. The MicroTCA™ standard allows up to 19.4 A for up to 200 ms in non-redundant systems, while limiting individual supplies in redundant systems to 9.1 A at all times. Designers can optimize the performance of the system for either application by properly setting the 12VNRS bit that controls inrush limiting. The ability to change the inrush profile using 12VNRS makes it possible to reconfigure a controller for redundant or non-redundant operation with a single bit. This is particularly useful for MicroTCA Power Modules which may be deployed in redundant or non-redundamnt systems.

The 12VNRS bit affects the value of the 12CL bits during inrush. Setting 12VNRS causes the current limit threshold and fast trip threshold to behave as if 12CL = 1111B during inrush. Once the current flowing through the channel falls below the current limit threshold, the current limit threshold and fast trip threshold correspond to the actual values of the 12CL bits.

[Figure](#page-27-0) 23 illustrates the behavior of the 12VNRS bit. Figure A shows that setting the 12CL bits to 1111B results in a current limit equal to  $I_{MAX}$ . Figure 6B shows how the 12CL bits affect the current limit when the 12VNRS bit is cleared. Setting 12CL = 0111B reduces the current limit to 60% of  $I_{MAX}$ . Figure C shows how the 12CL bits affect the current limit when the 12VNRS bit is set. The current limit initially equals  $I_{MAX}$ , but as soon as the current drops below this level, the current limit resets to 60% of  $I_{MAX}$  and remains there so long as the channel remains enabled.



A. 12xCL[3:0] = 111B

B. The characteristics shown represent the current *limit* level versus time. It is not a representation of current versus time.

![](_page_27_Figure_11.jpeg)

#### <span id="page-27-0"></span>**Current Limiting Design Examples**

#### **Example One**

Set up a 12-V channel input voltage to start into an 80-W load and charge a 1600-μF capacitor in less than 3 ms. Set an operational  $I_{LIMIT}$  of 8.25 A  $\pm$ 10%.

<span id="page-27-1"></span>[Equation](#page-27-1) 7 calculate how much current is needed for capacitor charging and powering the load.

STATE 
$$
= I_{CHARGF} + I_{LOAD} = 6.4A + 6.67A = 13.7A
$$

where

•

$$
I_{\text{STARTUP}} = I_{\text{CHARGE}} + I_{\text{LOAD}} = 6.4 \text{ A} + 6.67 \text{ A} = 13.7 \text{ A}
$$
  
where  

$$
I_{\text{CHARGE}} = \frac{C \times V}{t} = \frac{1600 \mu \text{F} \times 12 \text{V}}{0.003 \text{ s}} = 6.4 \text{ A}
$$

![](_page_28_Picture_0.jpeg)

$$
I_{\text{LOAD}} = \frac{P_{\text{LOAD}}}{V_{\text{LOAD}}} = \frac{80 \text{ W}}{12 \text{ V}} = 6.67 \text{ A}
$$
\nEquation 8 to calculate R<sub>SET</sub> for an I<sub>LIMIT</sub> of 13.7 A.

\n
$$
T = \frac{(I_{\text{LIMIT}} \times R_{\text{SENSE}} \times R_{\text{SUM}})}{2.275} = 691 \Omega
$$

<span id="page-28-0"></span>Next, use [Equation](#page-28-0) 8 to calculate  $R_{\sf SET}$  for an I $_{\sf LIMIT}$  of 13.7 A.

$$
R_{\text{SET}} = \frac{\left(\frac{I_{\text{LIMIT}} \times R_{\text{SENSE}} \times R_{\text{SUM}}\right)}{0.675} = 691 \,\Omega
$$

where

$$
R_{SUM} = 6810 Ω
$$
  
\n• 
$$
R_{SENE} = 5 Ω
$$
 (8)

<span id="page-28-1"></span>The closest 1% value is 698  $\Omega$ . The I<sub>LIMIT</sub> can be calculated in [Equation](#page-28-1) 9.

$$
I_{LIMIT} = \frac{0.675 \times R_{SET}}{R_{SENSE} \times R_{SUM}} = 13.83 \text{ A}
$$
\n(9)

If R3[3:0] are set to 0111 and R6[4] = 1 the current limit drops to 60% of the programmed maximum after dropping out of current limit following inrush. The operational current limit is calculated in [Equation](#page-28-2) 10.

$$
I_{LIMIT} = 0.6 \times I_{INRUSH} = 0.6 \times 13.83 \text{ A} = 8.3 \text{ A}
$$
\n(10)

<span id="page-28-2"></span> $I_{LIMIT} = 0.6 \times I_{INRUSH} = 0.6 \times 13.83 A = 8.3 A$ <br>
ew 8.38-A current limit is within the specific<br>
s and neglect di/dt rates at turn on.<br>
ple Two<br>
b 12-A to startup into an 80-W load and ch<br>
tional  $I_{LIMIT}$  of 8.25 A ±10%.<br>  $I_{UP$ The new 8.38-A current limit is within the specification of 8.25 A  $\pm$ 10 %. Note. These calculations use all nominal values and neglect di/dt rates at turn on.

#### **Example Two**

Set up 12-A to startup into an 80-W load and charge a 1600 μF at not more than 17-A nominal. Then drop to an operational  $I_{LIMIT}$  of 8.25 A ±10%.

 $I_{STARTUP} = 17 A$ 

The correct  $R_{\text{SET}}$  must be found to set maximum  $I_{\text{LIMIT}}$  to less than 17 A.

$$
R_{\text{SET}} = \frac{\left(\frac{I_{\text{LIMIT}} \times R_{\text{SENSE}} \times R_{\text{SUM}}\right)}{0.675} = 857 \,\Omega
$$
\nwhere

where

• 
$$
R_{SUM} = 6810 \Omega
$$

•  $R_{\text{SENSE}} = 5 \Omega$  (11)

The closest 1% value is 845  $Ω$ .

$$
I_{LIMIT} = \frac{0.675 \times R_{SET}}{R_{SENSE} \times R_{SUM}} = 16.75 \text{ A}
$$
\n(12)

Neglecting the current slew time, charge the 1600-μF capacitor in 1.9 ms.

<span id="page-28-3"></span>If R3[3:0] are set to 0101 and R6[4] = 1 the current limit drops to 50% of the programmed maximum after dropping out of current limit following inrush. The operational current limit is calculated in [Equation](#page-28-3) 13.

$$
I_{LIMIT} = 0.5 \times I_{INRUSH} = 0.5 \times 16.75 \text{ A} = 8.38 \text{ A}
$$
\n(13)

The new 8.38-A current limit is within the specification of 8.25 A  $\pm$ 10 %.

Note. These calculations use all nominal values.

![](_page_28_Picture_923.jpeg)

![](_page_28_Picture_924.jpeg)

![](_page_29_Picture_634.jpeg)

#### **Table 12. Configuring 12-V Current Limits in Non-Redundant Systems (continued)**

### **12-V ORing Operation for Redundant Systems**

The 12-V channels use external pass FETs to provide reverse blocking. The TPS2459 pulls the BLK pin high when the input-to-output differential voltage  $V_{IN12-OUT12}$  exceeds a nominal value of 10 mV, and it pulls the pin low when this differential falls below a nominal value of –3 mV. These thresholds provide a nominal 13 mV of hysteresis to help prevent false triggering.

The source of the blocking FET connects to the source of the pass FET, and the drain of the blocking FET connects to the load. This orients the body diode of the blocking FET such that it conducts forward current and blocks reverse current. The body diode of the blocking FET does not normally conduct current because the FET turns on when the voltage differential across it exceeds 10 mV.

<span id="page-29-1"></span><span id="page-29-0"></span>Applications that do not use the blocking FET should clear the associated 12OR bit to turn off the internal circuitry that drives the BLK pin. (See [Figure](#page-29-0) 24).

![](_page_29_Figure_9.jpeg)

**Figure 24. 12-V Path**

![](_page_30_Picture_0.jpeg)

**[TPS2459](http://www.ti.com/product/tps2459?qgpn=tps2459)**

#### **12-V ORing for High-Power Loads**

The 12HP bit adjusts the ORing turn-off threshold of the 12-V channel. Clearing the bit sets the ORing turn-off threshold to the default nominal value of -3 mV. Setting the bit shifts the threshold up by 6 mV to a nominal value of +3 mV (Figure 8). Shifting the turn-off threshold to a positive value ensures that the blocking FET shuts off before any reverse current flows.

A light load may not draw sufficient current to keep the input-to-output differential VIN12-OUT12 above 3 mV. When this happens, the blocking FET shuts off and then the differential voltage increases until it turns back on. This process endlessly repeats, wasting power and generating noise. Therefore 12HP should only be set for high-power loads that satisfy the relationship.

$$
I_{\text{LOAD}} > \frac{10\,\text{mV}}{R_{\text{SENSE}} + R_{\text{DS}(on) \text{PASS}} + R_{\text{DS}(on) \text{BLK}}}
$$

where

- $I<sub>LOAD</sub>$  is the current drawn by the load
- $R_{\text{SENSE}}$  is the value of the sense resistor
- $R_{DS(on)PASS}$  is the maximum on-resistance of the pass FET
- $R_{DS(0)}B_{LK}$  equals the maximum on-resistance of the blocking FET (14)

For example, if  $R_{SENSE} = R_{HSEFT} = R_{ORFET} = 5$  m $\Omega$ , then a high-power load must always draw at least 667 mA. Most, although not all, AdvancedMC™ loads can benefit from using the high-power bit 12HP.

[Figure](#page-30-0) 25 shows the different ORing thresholds in high power and low power applications.

![](_page_30_Figure_15.jpeg)

<span id="page-30-0"></span>**Figure 25. ORing Thresholds High Power vs. Low Power**

![](_page_31_Picture_2.jpeg)

#### **Internal Bleed-Down Resistors and Bleed-Down Thresholds**

The TPS2459 includes two features intended to support downstream loads that require removal and reapplication of power to properly reset their internal circuitry. Disabling and re-enabling a channel of the TPS2459 does not necessarily reset such a load because the capacitance attached to the output bus may not fully discharge.

The TPS2459 includes two bleed-down comparators that monitor the OUT12 and OUT3 pins. The I<sup>2</sup>C™ interface includes two bits (3DS and 12DS) that enable these comparators. Enabling a bleed-down comparator prevents the corresponding channel from turning on until the output voltage drops below about 100 mV. This precaution ensures that the output rail drops so low that all downstream loads properly reset.

In case the downstream load cannot quickly bleed-off charge from the output capacitance, the TPS2459 also includes bleed-down resistors connected to each output rail through pins OUT12 and OUT3. Internal switches connect these resistors from their corresponding rails to ground when the channels are disabled, providing that one sets the appropriate bit in the I<sup>2</sup>C™ interface. These bits are named 12UV and 3UV. Clearing these bits ensures that the corresponding resistors never connect to their buses.

If redundant supplies connect to an output, clear the corresponding bleed-down threshold and bleed-down resistor bits. Failing to clear the bleed-down threshold bit prevents the channel from enabling, while the redundant supply continues to hold up the output rail. Failing to clear the bleed-down resistor bit causes current to continually flow through the resistor when the TPS2459 is disabled and the redundant supply holds up the output bus.

![](_page_32_Picture_0.jpeg)

**[TPS2459](http://www.ti.com/product/tps2459?qgpn=tps2459)**

#### **Multiswap Operation in Redundant Systems**

TheTPS2459 features an additional mode of operation called Multiswap redundancy. This technique does not require a microcontroller, making it simpler and faster than the redundancy schemes described in the MicroTCA™standard. Multiswap is especially attractive for AdvancedMC™ applications that require redundancy but need not comply with the MicroTCA™ power module standard.

To implement Multiswap redundancy, connect the SUM pins of the redundant channels together and tie a single  $R_{SIM}$  resistor from this node to ground. The current limit thresholds now apply to the sum of the currents delivered by the redundant supplies. When implementing Multiswap redundancy on 12-V channels, all of the channels must use the same values of resistors for  $R_{\text{SENSE}}$  and  $R_{\text{SET}}$ .

[Figure](#page-32-0) 26 and [Figure](#page-32-0) 27 compare the redundancy technique advocated by the MicroTCA™ specification with Multiswap redundancy. MicroTCA™ redundancy independently limits the current delivered by each power source. The current drawn by the load cannot exceed the sum of the current limits of the individual power sources. Multiswap redundancy limits the current drawn by the load to a fixed value regardless of the number of operational power sources. Removing or inserting power sources within a Multiswap system does not affect the current limit seen by the load.

<span id="page-32-0"></span>![](_page_32_Figure_7.jpeg)

![](_page_32_Figure_8.jpeg)

**Figure 26. μTCA Redundancy Figure 27. Multiswap Redundancy**

![](_page_33_Picture_2.jpeg)

#### <span id="page-33-3"></span>**Fault Timer Programming**

Both of the TPS2459 channels include a fault timer. The timer begins operating whenever the channel enters current limit. If the channel remains in current limit so long that the fault timer runs out, then the channel turns off the pass FET and reports a fault condition by means of the xFLT bit in the I<sup>2</sup>C™ interface.

<span id="page-33-1"></span><span id="page-33-0"></span>The fault timers are independently programmable from 0.45 to 13.95 ms in steps of 0.45 ms using the appropriate xFT bits. A code of xFT = 00001B corresponds to a time of 0.45 ms. The code xFT = 00000B should not be used. The locations of the fault timer programming bits are shown in [Table](#page-33-0) 13.

![](_page_33_Picture_919.jpeg)

![](_page_33_Picture_920.jpeg)

Select the shortest fault times sufficient to allow down-stream loads and bulk capacitors to charge. Shorter fault times reduce the stresses imposed on the pass FETs under fault conditions. This consideration may allow the use of smaller and less expensive pass FETs for the 12-V channels.

<span id="page-33-2"></span>The TPS2459 supports two modes of fault timer operation. Clearing the FLTMODE bit causes a channel to latch off whenever its fault timer runs out. The channel remains off until it has been disabled and re-enabled (see Enable Functions section). The TPS2459 operates in this manner by default. Setting the FLTMODE bit causes a faulted channel to automatically attempt to turn back on after a delay roughly one hundred times the fault time. This process repeats until either the fault disappears or the user disables the channel. The pass FET for a 12-V channel with a shorted output must therefore continuously dissipate the following power;

$$
P_{FAULT} \cong 0.01 \times V_{IN12} \times I_{CL}
$$

where

- $V<sub>IM12</sub>$  equals the voltage present at the input of the 12-V channel
- $I_{C_1}$  equals the current limit setting for this channel (the inrush current if 12VNRS is set)  $(15)$

When used in MicroTCA Power Modules it is very important to protect the OUT12 pin by connecting a Schottky diode from the OUT12 pin to GND. The relatively long and uncontrolled load line lengths to the AdvancedMC modules make it quite likely that shutting off while under load causes an inductive transient to pull the OUT12 pin below -0.3 V. Pulling OUT12 below this level can disrupt proper device operation.

![](_page_34_Picture_0.jpeg)

**[TPS2459](http://www.ti.com/product/tps2459?qgpn=tps2459)**

#### **TPS2459 I <sup>2</sup>C™ Interface**

<span id="page-34-0"></span>The TPS2459 digital interface meets the specifications for an  $1^2C^{\tau M}$  bus operating in the high-speed mode. The interface to recognize any one of 27 separate I<sup>2</sup>C™ addresses can be configured using the A0, A1, and A2 pins [\(Table](#page-34-0) 14 I<sup>2</sup>C™ Addressing). These pins accept any of three distinct voltage levels. Connecting a pin to ground generates a low level (L). Connecting a pin to VINT generates a high level (H). Leaving a pin floating generates a no-connect level (NC).

![](_page_34_Picture_830.jpeg)

#### **Table 14. I <sup>2</sup>C™ Addressing**

The I<sup>2</sup>C<sup>™</sup> hardware interface consists of two wires known as serial data (SDA) and serial clock (SCL). The interface is designed to operate from a nominal 3.3-V supply. SDA is a bidirectional wired-OR bus that requires an external pullup resistor, typically a 2.2-kΩ resistor connected from SDA to the 3.3-V supply.

The I<sup>2</sup>C<sup>™</sup> protocol assumes one device on the bus acts as a master and another device acts as a slave. The TPS2459 supports only slave operation with two basic functions called register write and register read.

#### **Register Write**

[Figure](#page-35-0) 28 shows the format of a register write. First, the master issues a start condition, followed by a seven-bit I<sup>2</sup>C<sup>™</sup> address. Next, the master writes a zero to signify that it wishes to conduct a write operation. Upon receiving an acknowledge from the slave, the master writes the eight-bit register number across the bus. Following a second acknowledge, the master writes the eight-bit data value for the register across the bus. Upon receiving a third acknowledge, the master issues a stop condition. This action concludes the register write.

![](_page_35_Figure_6.jpeg)

#### **Figure 28. Register Write Format**

#### <span id="page-35-0"></span>**Register Read**

[Figure](#page-35-1) 29 shows the format of a register read. First, the master issues a start condition followed by a seven-bit I<sup>2</sup>C<sup>™</sup> address. Next, the master writes a zero to signify that it conducts a write operation. Upon receiving an acknowledge from the slave, the master writes the eight-bit register number across the bus. Following a second acknowledge, the master issues a repeat start condition. Then the master issues a seven-bit l<sup>2</sup>C™ address followed by a one to signify that it conducts a read operation. Upon receiving a third acknowledge, the master releases the bus to the TPS2459. The TPS2459 then writes the eight-bit data value from the register across the bus. The master acknowledges receiving this byte and issues a stop condition. This action concludes the register read.

<span id="page-35-1"></span>![](_page_35_Picture_634.jpeg)

![](_page_35_Picture_635.jpeg)

![](_page_36_Picture_0.jpeg)

#### **Using the TPS2459 to Control an AdvancedMC™ Slot**

The TPS2459 has been designed for use in systems under I<sup>2</sup>C<sup>™</sup> control. [Figure](#page-36-0) 30 shows the TPS2459 in a typical system implementing redundant power sources. A non-redundant application would omit the blocking FET and leave the BLK pin unconnected.

<span id="page-36-1"></span>![](_page_36_Figure_5.jpeg)

<span id="page-36-0"></span>**Figure 30. TPS2459 Redundant System Schematic**

# **Layout Considerations**

TPS2459 applications require careful attention to layout to ensure proper performance and minimize susceptibility to transients and noise. IImportant points to consider include:

- Connect AGND and all GND pins to a ground plane.
- Place a 0.01-μF or larger ceramic bypass capacitors on IN12 and VDD3.
- Minimize the loop area created by the leads running to these devices.
- Minimize the loop area between the SENM and SENP leads by running them side-by-side.
- Use Kelvin connections at the points of contact with  $R_{\text{SENSE}}$  [Figure](#page-37-0) 31
- Minimize the loop area between the SET and SENP leads.
- Connect the SET leads to the same Kelvin points as the SENP leads, or as close to these points as possible.
- Size the following runs to carry at least 20 A:
	- $-$  Runs on both sides of  $R_{\text{SENSE}}$
	- Runs from the drains and sources of the external FETs
- Minimize the loop area between the OUT12 and SENP leads.
- Size the runs to IN3 and OUT3 to carry at least 1 A.
- Soldering the powerpad of the TPS2459 to the board will improve thermal performance.

![](_page_37_Figure_17.jpeg)

<span id="page-37-0"></span>**\*Additional details ommoted for clarity.**

![](_page_37_Figure_19.jpeg)

![](_page_38_Picture_0.jpeg)

**[TPS2459](http://www.ti.com/product/tps2459?qgpn=tps2459)**

#### **Transient Protection**

The need for transient protection in conjunction with hot-swap controllers should always be considered. When the TPS2459 interrupts current flow, input inductance generates a positive voltage spike on the input and output inductance generates a negative voltage spike on the output. Such transients can easily exceed twice the supply voltage if steps are not taken to address the issue. Typical methods for addressing transients include :

- minimizing lead length/inductance into and out of the device
- transient voltage suppressors (TVS) on the input to absorb inductive spikes
- Shottky diode and/or capacitors across the output to absorb negative spikes
- a combination of ceramic and electrolytic capacitors on the input and output to absorb energy.

<span id="page-38-0"></span>[Equation](#page-38-0) 16 estimates the magnitude of these voltage spikes.

$$
V_{SPIKE} = V_{NOM} + I_{LOAD} \times \sqrt{V_{C}}
$$

where

- $V<sub>NOM</sub>$  is the nominal voltage at terminal being analyzed
- L is the combined inductance of feed to RTN lines.
- C is the capacitance at point of disconnect.
- $I_{\text{LOAD}}$  is the current through terminal at  $T_{\text{DISCONNET}}$  (16) (16)

<span id="page-38-1"></span>The inductance due to a straight length of wire is described in [Equation](#page-38-1) 17.

V<sub>SPIKE</sub> = V<sub>NOM</sub> + I<sub>LOAD</sub> × 
$$
\sqrt{1/2}
$$
  
\nwhere  
\n• V<sub>NOM</sub> is the nominal voltage at terminal being analyzed  
\n• L is the combined inductance of feed to RTN lines.  
\n• C is the capacitance at point of disconnect.  
\n• I<sub>LOAD</sub> is the current through terminal at T<sub>DISCONNET</sub>  
\nductance due to a straight length of wire is described in I  
\nL<sub>STRAIGHTWIRE</sub> ≅  $\left(0.2 \times \text{length} \times \left( \ln \left( \frac{4 \times \text{length}}{\text{diameter}} \right) - 0.75 \right) \right)$ 

where

- L is the length of the wire
- D is the diameter (17) (17)

If sufficient capacitance to prevent transients from exceeding the absolute ratings of the TPS2459 cannot be included the application requires the addition of transient protectors.

![](_page_39_Picture_2.jpeg)

#### **Output Protection Considerations for MicroTCA Power Systems**

MicroTCA Power systems have particular transient protection requirements because of the basic power architecture. Traditional protection methods must be adjusted to accommodate these systems where the supplies are OR'ed together after the inrush control and current limit circuits. However, minor changes to some standard techniques will yield very good results.

Unlike systems which have hotswap/inrush control at the load, uTCA power modules and their hot-swap circuitry are often a significant distance ( up to 1 m of trace length, two way ) from the load module. Even with the best designed backplanes this distance results in stray inductance which will store energy while current is being delivered to the load. The inductive energy can cause large negative voltage spikes at the power module output when the current is switched off under load. The spikes become especially severe when the channel shuts off due to a short circuit, which drives the current well above normal levels just before shut off.

The lowest voltage allowed on the device pins is -0.3 V. If a transient makes a pin more negative than -0.3 V the internal ESD Zener diode attached to the pin will become forward biased and current will be conducted across the substrate to the ground pins. This current may disrupt normal operation or, if large enough, damage the silicon. Typical protection solutions involve capacitors, TVSs ( Transient Voltage Suppressors ) and/or a Schottky diode to absorb the energy which appears at the power module output in the form of a large negative voltage spike.

### **The Risk With Output Capacitors**

Putting transient filter capacitors at the output of a uTCA power module can cause nuisance trips when that power module is plugged into an active bus. If there is no series resistance with the capacitor and the bus is low impedance an inrush surge can cause the active supply to "detect" a short circuit and shut down. One possible solution is to put a few Ohms of resistance in series with the cap to limit inrush below the fast trip level. A better solution is to put a Schottky diode across the output to clamp the transient energy and shunt it to ground as shown in [Figure](#page-39-0) 32. Although the Schottky diode will absorb most of the energy, the extremely fast di/dt at shutoff allows some of the leading edge energy to couple through the parasitic capacitances of the hotswap FET and the ORing FET, (  $C_{DS}$ ,  $C_{GS}$ ,  $\bar{C}_{GD}$ ) and into the BLK and GATE pins. Protection for these pins is provided by 100-Ω GATE resistors which have little effect on normal operation but provide good isolation during transient events.

![](_page_39_Figure_10.jpeg)

**Figure 32. Parasitic Inductance and Transient Protection**

### <span id="page-39-0"></span>**Output Bleed Down Resistance**

When the TPS2359 commands the 12-V channel off there is a small leakage current sourced by the OUT12 pin. If this leakage is ignored it can eventually charge any external capacitance to approximately 6 V. In some systems this may be acceptable but, if not, the leakage can be bled to GND by commanding the internal bleed down resistor on by setting 12xDS high.

- $12ADS = R1[7]$
- $12DSB = R4[7]$

If a hardware solution is preferred then a 1k resistor from OUT12 to GND will suffice. Maximum leakage is around 23 µA and can be modeled as a 6-V source in series with a 280-kΩ resistor.

![](_page_40_Picture_1.jpeg)

# Texas<br>Instruments

### **REVISION HISTORY**

![](_page_40_Picture_1018.jpeg)

![](_page_41_Picture_744.jpeg)

### **Changes from Revision C (March 2010) to Revision D Page**

• Changed the Turn off time From: µS To: µs ... [3](#page-2-3) • Changed the Sourcing current From: mµ To: µA ... [4](#page-3-0)

# **Changes from Revision D (May 2010) to Revision E Page**

![](_page_41_Picture_745.jpeg)

# **PACKAGE MATERIALS INFORMATION**

Texas<br>Instruments

### **TAPE AND REEL INFORMATION**

![](_page_42_Figure_4.jpeg)

![](_page_42_Figure_5.jpeg)

# **QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**

![](_page_42_Figure_7.jpeg)

![](_page_42_Picture_200.jpeg)

TEXAS<br>INSTRUMENTS

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 27-Jul-2013

![](_page_43_Figure_4.jpeg)

\*All dimensions are nominal

![](_page_43_Picture_76.jpeg)

![](_page_44_Figure_1.jpeg)

NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

C. QFN (Quad Flatpack No-Lead) Package configuration.

D. The package thermal pad must be soldered to the board for thermal and mechanical performance.

E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.

F. Falls within JEDEC MO-220.

![](_page_44_Picture_8.jpeg)

# RHB (S-PVQFN-N32)

# PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.

![](_page_45_Figure_7.jpeg)

#### NOTE: A. All linear dimensions are in millimeters

![](_page_45_Picture_9.jpeg)

# RHB (S-PVQFN-N32)

# PLASTIC QUAD FLATPACK NO-LEAD

![](_page_46_Figure_3.jpeg)

NOTES: All linear dimensions are in millimeters. A.

- This drawing is subject to change without notice. **B.**
- C. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <http://www.ti.com>.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- E. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.

![](_page_46_Picture_9.jpeg)

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

![](_page_47_Picture_1642.jpeg)

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated