- 0 V to 16 V, 50 mA Max PWM Gate Drive Output
- Dual Speed Command Input Capability
- Effective Motor Voltage Adjustment
- 100% Duty Cycle Capability
- Low Current (<200 μA) Sleep State
- Built-in Soft Start
- Over/Under Voltage Protection
- Over Current Protection of External FET/IGBT

D or N PACKAGE (TOP VIEW) V5P5 CCS 13 ∏ AREF MAN [2 AUTO [] 3 12 V_{bat} SPEED [∏GD 11 ROSC [10 GND COSC [] 6 9 ILS INT [8∏ ILR

description

The TPIC2101 is a monolithic integrated control circuit designed for direct current (dc) brush motor control that generates a user-adjustable, fixed-frequency, variable duty cycle, pulse width modulated (PWM) signal primarily to control rotor speed of a permanent magnet dc motor. The TPIC2101 can also be used to control power to other loads such as solenoids and incandescent bulbs. This device drives the gate of an external, low side NMOS power transistor to provide PWM controlled power to a motor or other loads. Inductive current from motor or solenoid loads during PWM off-time is recirculated through an external diode.

The TPIC2101 accepts a 0% to 100% PWM signal (auto mode) or a 0 V to 2.2 V differential voltage (manual mode), and internally engages the correct operating mode to accept the input type.

The device operates in a sleep state, a run state, or a fault state. In the sleep state the gate-drive (GD) terminal is held low and the overall current draw is less than $200\,\mu\text{A}$. The normal operating mode of the device is in the run state and is initiated by any speed command. When the device detects an overvoltage or current fault, it enters the fault state.


The TPIC2101 is offered in a 14-terminal plastic DIP (N) package, and a SOIC (D) package, and is characterized for operation over the operating free-air temperature range of –40°C to 105°C.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



functional block diagram



NOTE A: For correct operation, no terminal may be taken below GND.

Terminal Functions

TERMINAL		1/0	DESCRIPTION				
NAME	NO.	1/0	DESCRIPTION				
V5P5	1	0	5.5 V supply voltage. V5P5 is a regulated voltage supply from V_{bat} , internally switched to AREF during the run state. This requires a 4.7 μ F tantalum capacitor from V5P5 to GND for stability.				
MAN	2	I	Manual control input. MAN is an active high (greater than $5.5\mathrm{V}$ asserts the manual mode) input that serves as a positive differential input (0-2.3 V full range) for the manual mode. In man mode, I_{man} is approx. $20\times I_{CCS}$.				
AUTO	3	I	PWM control input. AUTO is an active low input that remains active if pulsed every 2048 counts of the oscillator frequency. It also serves as a negative differential input for the manual mode. In auto mode, I _{auto} is approx. 13×Iccs pullup, I _{auto} is approx. 20×I _{CCS} pulldown in man mode.				
SPEED	4	0	Integrator output. SPEED is an integrator output with a required minimum resistance between SPEED and INT terminals of 20 k Ω (typically 1 second RC time constant, or as required for soft start).				
ROSC 5		0	Oscillator resistor output. ROSC has an external resistor connected to ground which determines the constant charging current of COSC. The IC forces a voltage of V _{bat} /4 in run state.				
cosc	6	0	Oscillator capacitor output. COSC has an external capacitor connected to ground which determines (with ROSC) switching frequency. f(osc) = 2/(ROSC×COSC)				
INT	7	I	Integrator input. INT is an input from an integrator that requires a 4.7 μ F capacitor and a 20 k minimum resistance between the SPEED and INT terminals.				
ILR	8	I	Current limit reference. ILR is an input from a resistor divider off AREF.				
ILS	9	I	Current limit sense. ILS senses drain voltage of external FET. ILS trips within ±10 mV of ILR.				
GND	10		Ground terminal				
GD	11	0	Gate drive output. GD, PWM output, 0-V _{bat} voltage, provides a 0-V _{bat} PWM output pre-drive for an external FET.				
V _{bat}	12	I	Positive power input.				
AREF	13	0	5.5 V reference voltage. AREF is a 5.5 V reference voltage switched from V5P5 during the run state. AREF is used as a reference for ILR in current limit detection and is capable of sourcing 2 mA of current.				
ccs	14		Constant current sink. ICCS equals AREF/(2×R _{CCS}). Requires an external resistor.				

recommended external components for auto and manual modes (see Figures 2 and 4)

TERMINA	AL	DESCRIPTION			
NAME	NO.	DESCRIPTION			
V5P5	1	Capacitor – 4.7 μF tantalum			
MAN	2	Capacitor – 0.1 μF			
MAN	2	Resistor – 499 Ω, 1%, 100 ppm			
AUTO	3	Capacitor – 0.47 μF			
AUTO	3	Resistor – 499 Ω, 1%, 100 ppm			
SPEED	4	Resistor – 100 k Ω , 1%, 100 ppm to INT terminal, (minimum 20 k Ω)			
ROSC	5	Resistor – 45.3 k Ω			
COSC	6	apacitor – 2200 pF			
INT	7	Capacitor – 4.7 μF			
CCS	14	Resistor – 27.4 kΩ, 1%, 100 ppm			

detailed description

The TPIC2101 is an integrated circuit that generates a fixed frequency, variable duty cycle PWM signal to control the rotor speed of a permanent-magnet dc motor. This section provides a functional description of the device.

dual command speed input capability

The TPIC2101 is user configurable to either auto or manual mode, and can sense either configuration internal to the IC. In automatic mode, the speed-command-signal is an open-collector PWM signal on the AUTO terminal, and the MAN terminal is floating. In manual mode, the speed-command-signal is a variable resistance across the AUTO and MAN terminals with the MAN terminal connected to V_{bat}.

sleep, run, and fault states

The TPIC2101 operates in a sleep state, a run state, or a fault state. In the auto mode, a zero-speed input initiates the sleep state. In the manual mode, an open-circuit at the AUTO and MAN terminals initiates the sleep state. The device will also be in the sleep state during fault conditions. In the sleep state, the gate drive terminal (GD) is held low and the overall current draw is less than 200 μ A. Any speed command initiates the run state, which is the normal operating state of the device. The fault state is entered only when the device detects an overvoltage or current fault. Fault state is exited either by removal of the overvoltage condition (exiting to run state) or by resetting a current fault by entering the sleep state.

speed command adjustment

The device adjusts the GD terminal PWM signal with changes in V_{bat} to keep the effective motor voltage constant. The effective motor voltage is defined to be the product of the GD terminal PWM rate and the voltage of V_{bat} . Figure 1 shows motor voltage as a function of input speed command in the automatic mode for various battery voltages. PWM_{in} is described as the duty cycle of the PWM signal at the AUTO terminal.




Figure 1. Motor Voltage vs. Incoming PWM for Various Battery Voltages

over/under voltage protection

The IC enters the fault state if V_{bat} rises above over-voltage shutdown (V_{OV} typically equals 18.5 V). If V_{bat} falls below the under-voltage shutdown (V_{UV} typically equals 7.5 volts) the IC enters sleep state. Hysteresis assures that the device will not toggle into and out of sleep state or fault condition.



current limit protection

Current through the motor is limited by lowering the GD terminal PWM when a high current situation occurs. If the condition persists, the device shuts off the gate drive (GD terminal) until the circuit is reset externally by entering the sleep state.

theory of operation

This section explains the normal circuit operation for the automatic and manual states.

power supply and oscillator

Positive voltage is supplied to the integrated circuit on the V_{bat} terminal, ground is the GND terminal. The IC steps down the V_{bat} supply to the regulated 5.5 V supply at the V5P5 terminal. AREF is shorted to V5P5 in run state and disconnected when the IC is in sleep state. Two terminal connections (COSC and ROSC) are provided to control an internal oscillator. The oscillator freq, $f_{(OSC)}$, is defined by the following equation:

$$f_{(OSC)} = \frac{2}{ROSC \times COSC}$$

Nominal oscillator frequency is 20-kHz based on the recommended components.

automatic mode signal decoding

In automatic state, a high-to-low signal transition on the AUTO terminal (open collector) will wake the device from the sleep state into the run state. The speed command information is contained in the duty cycle of a 100 Hz PWM signal on the same terminal. The speed information is inverted, i.e. a signal that is 10% high commands a faster speed than a 20% high signal. In automatic mode the MAN terminal is floating. The device is capable of rejecting \pm 2 V of ground offset V_{IO} between the open-collector switching transistor and the GND terminal without affecting the output duty cycle. Two terminals are provided for an RC integrator (SPEED and INT) to average the incoming PWM signal for use as a PWM comparator input. Figure 2 illustrates the automatic state connections.




Figure 2. Automatic Mode Connections

automatic mode signal decoding (continued)

The device enters the sleep state if the PWM signal on the AUTO terminal is absent (the AUTO terminal remains high or low) for 2048 clock cycles of the 20 KHz oscillator. An internal 1 mA pull-up resistor is provided for the AUTO terminal when in the auto mode. This pull-up resistor is not present in the manual mode or during sleep state.

The device adjusts the output PWM duty cycle to keep the effective motor voltage constant with changing battery voltages (V_{bat}) as per the equation:

$$PWM_{out} = \frac{(2.88 + 13.12(1 - Input Duty Cycle))}{V_{bat}} \times 100\%$$

Figure 3 illustrates this transfer curve with various battery voltages.




Figure 3. Output PWM vs. Incoming PWM for Various Battery Voltages

The allowable automatic mode PWM_{out} variation is \pm 7% over all operating conditions as indicated in the AC characteristics Table.

manual mode speed signal decoding

In manual mode, a high input (>5.5V) on the MAN terminal changes the state of the device from sleep to run. While in the run state the device senses the resistance between the MAN and AUTO terminals by turning on a 2 mA current sink to each terminal. The MAN and AUTO current sinks are multiplied 20 X from the CCS current. This 2 mA current sink creates a 1 V drop across each 0.5 k Ω resistor and a 0 to 2.2 V differential across the 0 to 1 k Ω potentiometer (and thus across the 2 terminals). The SPEED and INT terminals should be utilized as in the proceeding section as a low-pass filter. When the connection to the MAN terminal is opened, the device enters the sleep state. In addition, the device is capable of rejecting up to 2.2 V of source voltage offset (V_{IO}), as indicated in Figure 4.



manual mode speed signal decoding (continued)




Figure 4. Manual Mode Connections

As in the automatic mode, the device will adjust the GD terminal PWM duty cycle to keep the effective motor voltage constant with changing battery voltages (V_{bat}). The transfer equation for the manual mode is:

$$PWM_{out} = \frac{(2.88 + 6.56(V_{MAN} - V_{AUTO}))}{V_{bat}} \times 100\%$$

Figure 5 shows the output characteristic for various source voltages.




Figure 5. Manual Mode Input Signal vs. Output PWM

The allowable manual mode PWM_{out} variation is $\pm 7\%$ over all operating conditions as indicated in the AC characteristics table.



over/under voltage operating

The TPIC2101 detects an over or under voltage condition (on the V_{bat} terminal) and turns off the gate drive circuit. The device remains in this condition until the supply voltage returns to normal operating voltage. Hysteresis assures that the over/under voltage condition does not toggle off and on near the threshold. The INT terminal pulls toward GND through an internal impedance of less than 500 Ω during the over-voltage condition or during sleep state. This ensures a slow ramp up of the GD terminal PWM when the V_{bat} voltage returns to the operating range.

current limit operation

An over-current condition is detected if the ILS terminal is higher than the ILR terminal while the gate drive (GD terminal) is high. This condition activates a closed-loop control, causing the INT terminal to be pulled low (through an internal resistance less than 500Ω) lowering the commanded duty cycle to close the loop.

current fault operation

During a window of 8192 clock cycles, a latch is set if at least once during the window, a current limit condition is detected. If a current limit condition is set for eight consecutive 8192 clock cycle windows, the gate drive (GD terminal) will be shut off for a disable period of 65536 clock cycles. During the disable period, the INT terminal is pulled to GND through an internal resistance of less than $500~\Omega$. After the disable period is completed, an internal restart is attempted. If the current limit is present again, as described above, for 8 consecutive windows, the GD and INT terminals are again pulled to GND and the device remains in this current fault state until the device is cycled through a sleep state to run state. However, if the current limit condition is not present during any of the eight 8192 clock cycle windows, the latches for the 8 count window timer and the two cycle shutdown/restart are reset. See timing diagrams, Figures 6, 7, and 8.

absolute maximum ratings over the operating free-air temperature range (unless otherwise noted) †

Supply voltage range, V _{bat} [‡]	0.3 V to 40 V
Input voltage range, MAN, AUTO	
Input voltage range, INT CCS ILR	
Continuous gate drive output current, I _{GD}	
Continuous speed output current, I _{O(SPEED)}	
Continuous output current, I _{O(V5P5)} , I _{O(AREF)}	
Continuous ROSC output Current, I _{O(ROSC)}	1 mA
Continuous output current, I _{O(CCS)}	500 μΑ
Thermal Resistance, junction to ambient, $R_{\Theta,JA}$: D package	131°C/W
N package	
Operating free-air termperature range, T _A	
Maximum junction temperature, T _{JM}	150°C
Storage temperature range, T _{Stq}	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.



 $[\]ddagger$ Under load dump conditions, the voltage on $V_{\mbox{\scriptsize bat}}$ can reach 40 V within 1 ms.

recommended operating conditions

	MIN	NOM	MAX	UNIT
Supply voltage, V _{bat}	8	12	16	V
AREF Input current I(AREF)	0		2	mA
Input voltage, V _{I(MAN),} V _{I(AUTO)} (manual mode)	6		16	V
Differential voltage, V _{I(MAN)} – V _{I(AUTO)}	0		2.2	V
Input voltage, V _{I(AUTO)} (auto mode)	0		5.5	V
V _I , ILR, ILS	0.5		2.75	V
Output resistance, input resistance, R _(CCS)	27.2	27.5	27.8	kΩ
Output Resistance, ROSC, r ₀	20		100	kΩ
Output Capacitance, COSC, CO	1		5	nF
Gate drive frequency $f = 2/(ROSC \times COSC)$, $f_{(GD)}$		20		kHz
Gate drive output capacitance, CO(GD)			3300	рF
Operating free-air temperature, T _A	-40		105	°C

electrical characteristics, V_{bat} = 8 V to 16 V, T_{A} = 25 $^{\circ}C$

	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
		V_{bat} = 16 V, GD open, f(osc) = 20 kHz, MAN = AUTO = V_{bat}		4	10	mA
l _{bat}	Supply current (average), V _{bat}	$\begin{aligned} & V_{bat} = 16 \text{ V}, & \text{GD open,} \\ & \text{f(osc)} = 20 \text{ kHz,} & \text{MAN open,} \\ & \text{Auto mode,} & \\ & \text{AUTO} - 99\% \text{ PWM}_{in} \end{aligned}$		2	10	mA
h (0)	Quiescent current (sleep state), V _{bat}	V _{bat} = 13 V, AUTO and MAN open		150	200	μΑ
lbat(Q)	Quiescent current (sleep state), v bat	V _{bat} = 13 V, AUTO shorted to MAN, floating		165	200	μΑ
V(AREF)	Voltage supply regulation, AREF	I(AREF) = 0 - 2 mA, $MAN = AUTO = V_{bat}$	5.225	5.5	5.775	V
VIO	Input offset voltage, current limit comparator, ILS, ILR	AUTO or MAN mode, ILS, ILR common mode, Voltage range 0.5 – 2.75 V, Vint = 4.5 V, Detect I _(int) > 100 μA			10	mV
I _{IB}	Input bias current, current limit comparator, ILS, ILR [†] ,	ILS, ILR common mode, Voltage range 0.5 – 2.75 V			250	nA
I _{IO}	Input offset current, current limit comparator, ILS, ILR†	ILS, ILR common mode, Voltage range 0.5 – 2.75 V			100	nA
IOL(CLS)	Pulldown current, ILS terminal blanking, ILS	ILS = 100 mV, GD commanded low	250	360		μΑ
VIL(AUTO)	Automatic mode low level input voltage, AUTO	MAN open, AUTO mode, Lower V _I (AUTO) until V _I (SPEED) >2.4V	2.7	3	3.3	V
VIH(AUTO)	Automatic mode high level input voltage, AUTO	MAN open, AUTO mode, Raise V _I (AUTO) until V _I (SPEED) < 2.4 V	3.6	4	4.4	V
II(AUTO)	Input current, automatic mode, AUTO	MAN open, Auto mode, VI(AUTO) = 0 V	-1		-10	mA
I _I (AUTOQ)	Input current, auto sleep mode, AUTO	MAN open, Sleep state, VI(AUTO) = 0 V	-40	-80		μΑ
VIH(MAN)	High level input voltage, manual mode, MAN	V _{bat} = 9 V to 16 V, VIH(MAN) = VIH(AUTO), Raise V _(MAN) until V _I (AREF) > 2.5 V	5	5.5	6	V
V _{IL(MAN)}	Low level input voltage, manual mode, MAN	VI(MAN) =VI(AUTO), Lower VI(MAN) until VI(AREF) < 2.5 V	2.3	2.5	2.7	V
VID(MAN)	Input voltage, manual mode high differential (high speed command), MAN-AUTO	V _{bat} = 16 V, V _{bat} - 3.5 V < MAN < V _{bat}	1.7		2.3	V

[†] Indicates electrical parameter not tested in production.


electrical characteristics, V_{bat} = 8 V to 16 V, T_A = 25°C (continued)

	PARAMETER	TEST CO	NDITION	MIN	TYP	MAX	UNIT
V _{ID(low)}	Input voltage, manual mode low differential (low speed command), MAN-AUTO	V_{bat} -3.5 V < MAN < V_{b} where " Δ " is the lesser o PWM _{out} @ $V_{(diff)}$ = 0.2 $V_{I(DIFF)}$ = 0 V			0.2	٧	
I(MAN) I(AUTO)	Input currents, auto and manual mode, MAN, AUTO	V_{bat} -3.5 V < MAN < V_{b} where " Δ " is the lesser o MAN $-$ AUTO = 0 V to 2 $R_{(css)}$ = 27.5 k Ω to GNI	f 2 V and 16 V –V _{bat} , V,	1.70	2	2.30	mA
I(MANRATIO)	Input current, manual mode matching ratio, MAN, AUTO	$\begin{array}{l} V_{bat} - 3.5 \text{ V} < \text{MAN} < \text{V} \\ \text{where "Δ" is the lesser o} \\ \text{MAN} - \text{AUTO} = 0 \text{ V} \text{ to 2} \\ \text{R}_{CSS} = 27.5 \text{ k}\Omega \text{ to GND} \end{array}$	f 2 V and 16 V –V _{bat} ,	-7		7	%
II(MAN(a))	Input current, man terminal auto mode, MAN	Auto mode,	MAN = 2.2 V	5	10	15	μΑ
I _I (MANQ)	Input current, man terminal sleep mode, MAN	Sleep state,	MAN = 2.2 V	5	10	15	μΑ
V(CCS)	Constant current sink voltage regulation, CCS	Auto or Man mode,	I(CCS) = -100 μA	2.58	2.78	2.92	V
V(OV)	Over voltage shutdown, V _{bat}	V _{bat} rising from 16 V, Detect I _(INT) > 100 μA	INT = 1 V,	17	18.5	20	V
V _{hys} (OV)	Hysteresis, over voltage, V _{bat}	V _{bat} rising from 20.1 V, Detect I _(INT) < 100 μA	INT = 1 V,	0.5	0.8	0.99	V
VIT-(UVLO)	Under voltage shutdown negative going threshold voltage, V _{bat}	MAN = V _{bat} , Detect AREF < 2.5 V	V _{bat} falling from 9 V,	7	7.5	8	V
VIT+(UVHI)	Under voltage shutdown positive going threshold voltage, V _{bat}	MAN = V _{bat} , Detect AREF > 2.5 V	V _{bat} rising from 6.9 V,	8	8.5	9	V
V _{hys(UV)}	Hysteresis, under voltage, V _{bat}	V _(UVHI) – V _(UVLO)		0.5	1		V
V	High level output voltage, gate	I _{GD} = -50 mA, Run state	INT = 4.5 V,	V _{bat} -3		V _{bat}	V
VOH(GD)	drive, GD	I _{GD} = -2 mA, Run state	INT = 4.5 V,	V _{bat} -0.2		V _{bat}	V
Va. (55)	Low level output voltage, gate drive, GD	Run state, VI(INT) = 0 V,	I _{GR} = 50 mA, V _{COSC} = 1 V			3.5	V
VOL(GD)		Run state, INT = 0 V,	I _{GD} = 2 mA, V _{COSC} = 1 V			0.75	V
V _{GD} (SL)	Gate voltage, sleep-state, GD	Sleep state,	I _{GD} = 2 mA		0.03	0.75	V
I(GDP)	Pulldown current, gate drive passive, GD	V _{bat} open,	V _{GD} = 0.75 V	7.5	20		μΑ
I(INT)	Pulldown current, INT	Run state, VI(INT) = 1 V	V _{ILS} > V _{ILR} ,	2	3		mA

switching characteristics, V_{bat} = 8 V to 16 V, T_{A} = 25 $^{\circ}C$

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _r	Rise time	$V_{\mbox{bat}} = 16 \ \mbox{V}, \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$			1	μs
t _f	Fall time	$V_{\mbox{bat}} = 16 \mbox{ V}, \qquad \mbox{Load} = 3300 \mbox{ pF}, \\ \mbox{ROSC} = 45.3 \mbox{ k}\Omega, \qquad \mbox{COSC} = 2200 \mbox{ pF}$			0.8	μs
	Output PWM absolute accuracy to spec equation	16 > V_{bat} > 9 Manual and automatic modes GD open, Measure at GD = $0.5 \times V_{bat}$ @ 20 kHz	-7%		7%	
f(osc)	Oscillator frequency	ROSC = $45.3 \text{ k}\Omega$, COSC = 2200 pF	19	20	21	kHz
		MAN = AUTO=V _{bat} = 16	15		21	%DC
	Minimum speed pedestal	V _{bat} = 16, MAN floating, AUTO @ 99% duty cycle	15		21	%DC

PARAMETER MEASUREMENT INFORMATION



No Current Limit Condition Present in Time Block 4. Internal Counter or Latch Set to zero. Current Limit Condition Not Present For Eight Consecutive 8192 Cycles. No Disable Period.

Figure 6. Current Fault Timing Diagram, Normal State

PARAMETER MEASUREMENT INFORMATION





Figure 7. Current Fault Timing Diagram, Over-Current Limit Condition

PARAMETER MEASUREMENT INFORMATION



NOTE A: The integrated circuit remains in this state until cycled through the sleep state into the run state. Timing resumes as shown in time block A at right.

Figure 8. Over-Current Fault State Timing Diagram 3




TYPICAL CHARACTERISTICS

MANUAL/AUTO CURRENT CCS CURRENT (MANUAL MODE) $V_{bat} = 12 V$ 4.5 IMAN, I AUTO - Manual/Auto Current - mA 3.5 3 2.5 2 1.5 0.5 0 0 50 100 150 200 250 I_{CCS} – CCS Current (Manual Mode) – μ A

Figure 9

INTEGRATOR PULLDOWN CURRENT vs INTEGRATOR INPUT VOLTAGE



AUTO CURRENT vs CCS CURRENT (AUTO MODE)




Figure 10

OSCILLATOR CAPACITOR CURRENT vs





Figure 12

TYPICAL CHARACTERISTICS







Figure 14

Figure 13

EFFECTIVE MOTOR VOLTAGE vs




MOTOR RPM vs **INCOMING PULSE WIDTH MODULATION** 2500 V_{bat} = 16 V 2000 V_{bat} = 14 V Motor RPM - RPM V_{bat} = 12 V 1500 V_{bat} = 10 V 1000 $V_{bat} = 8 V$ 500 30 40 50 60 70 80 PWM_{in} - Incoming Pulse Width Modulation - %

Figure 15

Figure 16

100

TYPICAL CHARACTERISTICS



OUTPUT VOLTAGE AT V5P5




Figure 19



PACKAGE OPTION ADDENDUM

27-Feb-2006

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp (3)
TPIC2101D	ACTIVE	SOIC	D	14	50	TBD	CU NIPDAU	Level-1-220C-UNLIM
TPIC2101DR	ACTIVE	SOIC	D	14	2500	TBD	Call TI	Call TI
TPIC2101N	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPD	N / A for Pkg Type

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G14)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side.
- E. Reference JEDEC MS-012 variation AB.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated