www.ti.com

4-Channel ESD Protection Array With 1.5-pF IO Capacitance

Check for Samples: TPD4E001

FEATURES

- 4-Channel ESD Clamp Array to Enhance System-Level ESD Protection
- Exceeds IEC61000-4-2 (Level 4) ESD **Protection Requirements**
 - ±8-kV IEC 61000-4-2 Contact Discharge
 - ±15-kV IEC 61000-4-2 Air-Gap Discharge
- ±15-kV Human-Body Model (HBM)
- 5.5-A Peak Pulse Current (8/20-us Pulse)
- Low 1.5-pF Input Capacitance
- Low 1-nA (Max) Leakage Current
- 0.9-V to 5.5-V Supply-Voltage Range
- Space-Saving DRL, DBV, DCK, and DRS **Package Options**
- Alternate 2-, 3-, 6-Channel Options Available: TPD2E001, TPD3E001, and TPD6E001


APPLICATIONS

- **USB 2.0**
- **Ethernet**
- FireWire™
- **Precision Analog Interface**
- **SVGA Connections**

DESCRIPTION

The TPD4E001 is a low-capacitance ±15-kV ESDprotection diode array designed to protect sensitive electronics attached to communication lines. Each channel consists of a pair of diodes that steer ESD current pulses to V_{CC} or GND. The TPD4E001 protects against ESD pulses up to ±15-kV Human-Body Model (HBM), ±8-kV Contact Discharge, and ±15-kV Air-Gap Discharge, as specified in IEC 61000-4-2. This device has a 1.5-pF IO capacitance per channel, making it ideal for use in high-speed data IO interfaces. The ultra low leakage current (<1 is suitable for precision analog measurements in applications like glucose meters, heart rate monitors, etc.


The TPD4E001 is available in DRL, DBV (SOT-23), DCK (SC-70), DRS (QFN), and DPK (PUSON) packages and is specified for -40°C to 85°C operation. See also TPD4E1U06DCKR TPD4E1U06DBVR which are p2p compatible with TPD4E001DCKR and TPD4E001DBVR and offer higher IEC protection, lower capacitance, lower clamping voltage, and eliminates the input capacitor requirement.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. FireWire is a trademark of Apple Computer, Inc.



Functional Block Diagram



Pin Description

DRS/DRL/DPK NO.	DBV/DCK NO.	NAME	FUNCTION								
1, 2, 4, 5	1, 3, 4, 6	IOx	ESD-protected channel								
3	2	GND	Ground								
6	5	V _{CC}	Power-supply input. Bypass V _{CC} to GND with a 0.1-µF ceramic capacitor.								
Exposed Thermal Pad (DRS package only)		N/A	Exposed thermal pad. Connect to GND or leave floating.								

Absolute Maximum Ratings(1)

over operating free-air temperature range (unless otherwise noted)

				MIN	MAX	UNIT
V_{CC}				-0.3	7	V
V _{I/O}	IO voltage tolerance			-0.3	$V_{CC} + 0.3$	V
T _{stg}	Storage temperature range	prage temperature range nction temperature		-65	150	ô
TJ	Junction temperature				150	°C
	Dump tomporature (coldering)	Infrared (15 s)			220	00
	Bump temperature (soldering)	Vapor phase (60 s)			215	°C
	Lead temperature (soldering, 10 s)				300	ပ္

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Product Folder Links: TPD4E001

www.ti.com

Electrical Characteristics

 V_{CC} = 5 V ± 10%, T_A = -40°C to 85°C (unless otherwise noted)

	PARAMETER	TEST CONI	DITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT	
V_{CC}	Supply voltage			0.9		5.5	V	
I _{CC}	Supply current				1	100	nA	
V _F	Diode forward voltage	I _F = 10 mA		0.65		0.95	V	
V_{BR}	Breakdown Voltage	I _{BR} = 10mA	11			V		
		T _A = 25°C, ±15-kV HBM,	Positive transients			V _{CC} + 25		
	Channel clamp voltage	I _F = 10 A	Negative transients	-		-25	-	
		T _A = 25°C,	Positive transients		V _{CC} + 60			
		\pm 8-kV Contact Discharge (IEC 61000-4-2), I _F = 24 A	Negative transients			-60		
V _C		$T_A = 25$ °C,	Positive transients			V _{CC} + 100	V	
		±15-kV Air-Gap Discharge (IEC 61000-4-2), I _F = 45 A	Negative transients			-100		
					17			
V_{RWM}	Reverse stand-off voltage	IO pin to GND pin				5.5	V	
I _{i/o}	Channel leakage current	$V_{i/o} = GND \text{ to } V_{CC}$			±1	nA		
C _{i/o}	Channel input capacitance	$V_{CC} = 5 \text{ V}$, Bias of $V_{CC}/2$	75					

ESD Protection


PARAMETER	TYP	UNIT
НВМ	±15	kV
IEC 61000-4-2 Contact Discharge	±8	kV
IEC 61000-4-2 Air-Gap Discharge	±15	kV
Peak Pulse Current, IPK (Tp = 8/20 μs)	5.5	Amps
Peak Pulse Power, PPK (Tp = 8/20 μs)	100	Watts


Product Folder Links: TPD4E001

⁽¹⁾ Typical values are at V_{CC} = 5 V and T_A = 25°C. (2) Non-repetitive current pulse 8/20µs exponentially decaying waveform according to ICE61000-4-5.




Typical Operating Characteristics







APPLICATION INFORMATION



Detailed Description

When placed near the connector, the TPD4E001 ESD solution offers little or no signal distortion during normal operation due to low IO capacitance and ultra-low leakage current specifications. The TPD4E001 ensures that the core circuitry is protected and the system is functioning properly in the event of an ESD strike. For proper operation, the following layout/ design guidelines should be followed:

- 1. Place the TPD4E001 solution close to the connector. This allows the TPD4E001 to take away the energy associated with ESD strike before it reaches the internal circuitry of the system board.
- 2. Place a 0.1- μ F capacitor very close to the V_{CC} pin. This limits any momentary voltage surge at the IO pin during the ESD strike event.
- 3. Ensure that there is enough metallization for the V_{CC} and GND loop. During normal operation, the TPD4E001 consumes nA leakage current. But during the ESD event, V_{CC} and GND may see 15 A to 30 A of current, depending on the ESD level. Sufficient current path enables safe discharge of all the energy associated with the ESD strike.
- 4. Leave the unused IO pins floating.
- 5. The V_{CC} pin can be connected in two different ways:
 - (a) If the V_{CC} pin is connected to the system power supply, the TPD4E001 works as a transient suppressor for any signal swing above V_{CC} + V_F . A 0.1- μF capacitor on the device V_{CC} pin is recommended for ESD bypass.
 - (b) If the V_{CC} pin is not connected to the system power supply, the TPD4E001 can tolerate higher signal swing in the range up to 10V. Please note that a $0.1\mu F$ capacitor is still recommended at the V_{CC} pin for ESD bypass.

Product Folder Links: TPD4E001



REVISION HISTORY

Changes from Revision C (April 2007) to Revision D	Page
Added DVB (SOT-23) package and package information	1
Changes from Revision D (December 2010) to Revision E	Page
Changes from Revision E (April 2011) to Revision F	Page
Added Peak Pulse current and power values to ESD Protection Table	3
Added Peak Pulse Waveform Graph to Typical Operating Characteristics	4
Changes from Revision F (May 2011) to Revision G	Page
Added DPK (PUSON) package and package information	1
Changes from Revision G (December 2011) to Revision H	Page
Updated TOP-SIDE MARKING column in ORDERING INFORMATION table	1
Changes from Revision H (August 2012) to Revision I	Page
Added DCK2 package to Pin Out drawings	1
Updated Electrical Characteristics table	3
Changes from Revision I (September 2012) to Revision J	Page
Updated document formatting.	1
Updated Description.	
Removed Ordering Information table.	1





13-Nov-2013

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TPD4E001DBVR	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU CU SN	Level-1-260C-UNLIM	-40 to 85	(NFY5 ~ NFYF)	Samples
TPD4E001DCKR	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(2CF ~ 2CR)	Samples
TPD4E001DPKR	ACTIVE	USON	DPK	6	5000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	2C7	Samples
TPD4E001DPKT	ACTIVE	USON	DPK	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	2C7	Samples
TPD4E001DRLR	ACTIVE	SOT	DRL	6	4000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(2C7 ~ 2CR)	Samples
TPD4E001DRLRG4	ACTIVE	SOT	DRL	6	4000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(2C7 ~ 2CR)	Samples
TPD4E001DRSR	ACTIVE	SON	DRS	6	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ZWM	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



PACKAGE OPTION ADDENDUM

13-Nov-2013

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPD4E001:

Automotive: TPD4E001-Q1

NOTE: Qualified Version Definitions:

Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

PACKAGE MATERIALS INFORMATION

www.ti.com 13-Nov-2013

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPD4E001DBVR	SOT-23	DBV	6	3000	178.0	9.2	3.3	3.2	1.55	4.0	8.0	Q3
TPD4E001DCKR	SC70	DCK	6	3000	180.0	8.4	2.25	2.4	1.22	4.0	8.0	Q3
TPD4E001DPKR	USON	DPK	6	5000	180.0	9.5	1.75	1.75	0.7	4.0	8.0	Q2
TPD4E001DPKT	USON	DPK	6	250	180.0	9.5	1.75	1.75	0.7	4.0	8.0	Q2
TPD4E001DRLR	SOT	DRL	6	4000	180.0	8.4	1.98	1.78	0.69	4.0	8.0	Q3
TPD4E001DRLR	SOT	DRL	6	4000	180.0	9.5	1.78	1.78	0.69	4.0	8.0	Q3
TPD4E001DRSR	SON	DRS	6	1000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

www.ti.com 13-Nov-2013



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPD4E001DBVR	SOT-23	DBV	6	3000	180.0	180.0	18.0
TPD4E001DCKR	SC70	DCK	6	3000	202.0	201.0	28.0
TPD4E001DPKR	USON	DPK	6	5000	180.0	180.0	30.0
TPD4E001DPKT	USON	DPK	6	250	180.0	180.0	30.0
TPD4E001DRLR	SOT	DRL	6	4000	202.0	201.0	28.0
TPD4E001DRLR	SOT	DRL	6	4000	180.0	180.0	30.0
TPD4E001DRSR	SON	DRS	6	1000	367.0	367.0	35.0

DBV (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
- Falls within JEDEC MO-178 Variation AB, except minimum lead width.



DBV (R-PDSO-G6)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



DCK (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
- D. Falls within JEDEC MO-203 variation AB.



DCK (R-PDSO-G6)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



DRL (R-PDSO-N6)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body dimensions do not include mold flash, interlead flash, protrusions, or gate burrs.

 Mold flash, interlead flash, protrusions, or gate burrs shall not exceed 0,15 per end or side.
- D. JEDEC package registration is pending.



DRL (R-PDSO-N6)

PLASTIC SMALL OUTLINE




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
- E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
- F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- G. Side aperture dimensions over—print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.



DRS (S-PWSON-N6)

PLASTIC SMALL OUTLINE NO-LEAD



- NOTES: All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - This drawing is subject to change without notice.

 - SON (Small Outline No—Lead) package configuration.
 The package thermal pad must be soldered to the board for thermal and mechanical performance.
 - See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.



DRS (S-PWSON-N6)


PLASTIC SMALL OUTLINE NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions


4207663/E 07/11

NOTE: All linear dimensions are in millimeters



DRS (S-PWSON-N6)

PLASTIC SMALL OUTLINE NO-LEAD




- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com https://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for solder mask tolerances.



DPK (S-PUSON-N6)

PLASTIC SMALL OUTLINE NO-LEAD




 A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 B. This drawing is subject to change without notice. NOTES:



DPK (S-PUSON-N6)

PLASTIC SMALL OUTLINE NO-LEAD



- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
 - E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
 - F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - G. Side aperture dimensions over-print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>