

Single Channel ESD Protection Device in 0402 Package

Check for Samples: TPD1E10B06


FEATURES

- Provides System Level ESD Protection for Low-voltage IO Interface
- IEC 61000-4-2 Level 4
 - > ±30kV (Air-Gap Discharge),
 - > ±30kV (Contact Discharge)
- IEC 61000-4-5 (Surge): 6A (8/20µs)
- IO Capacitance 12pF (Typ)
- R_{DYN} 0.4Ω (Typ)
- DC Breakdown Voltage ±6V (Min)
- Ultra Low Leakage Current 100nA (Max)
- 10V Clamping Voltage (Max at IPP = 1A)
- Industrial Temperature Range: –40°C to 125°C
- Space Saving 0402 Footprint (1mm x 0.6mm x 0.5mm)

APPLICATIONS

- Cell Phones
- eBook
- Portable Media Players
- Digital Camera
- Set-top-box
- Printers
- Handheld Electronics

DEVICE CONFIGURATION



DESCRIPTION

The TPD1E10B06 is a single channel ESD protection device in a small 0402 package. The device offers over ±30KV IEC air-gap, over ±30KV contact ESD protection, and has an ESD clamp circuit with a back-to-back diode for bipolar or bidirectional signal support. The 10pF line capacitance is suitable for a wide range of applications supporting data rates up to 400Mbps. Typical application areas of the TPD1E10B06 include audio lines (microphone, earphone and speakerphone), SD interfacing, keypad or other buttons, and VBUS pins of USB ports (ID).

The 0402 package is industry standard and convenient for component placement in space saving applications. The TPD1E10B06 is characterized for operation over ambient air temperature of –40°C to 125°C.

ORDERING INFORMATION

T _A	PACKA	GE ⁽¹⁾⁽²⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING		
-40°C to 125°C	10000	Tape and reel	TPD1E10B06DPYR	B_		

⁽¹⁾ Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

⁽²⁾ For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI Web site at www.ti.com.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ABSOLUTE MAXIMUM RATINGS

		MIN	MAX	UNIT
	Operating temperature range	-40	125	°C
	Storage temperature	-65	155	°C
	IEC 61000-4-2 contact ESD		> ±30	kV
	IEC 61000-4-2 air-gap ESD		> ±30	kV
I_{PP}	Peak pulse current (tp = 8/20 μs)		6	Α
P _{PP}	Peak pulse power (tp = $8/20 \mu s$)		90	W

ELECTRICAL CHARACTERISTICS

	PARAMETER	TEST CONDITION	MIN TYP	MAX	UNIT
V_{RWM}	Reverse stand-off voltage	Pin 1 to 2 or Pin 2 to 1		5.5	V
I _{LEAK}	Leakage current	Pin 1 = 5 V, Pin 2 = 0 V		100	nA
VClomp1 0	Clamp voltage with ESD strike on pin 1, pin 2	$I_{PP} = 1 \text{ A, tp} = 8/20 \ \mu \text{Sec}^{(1)}$		10	٧
VClamp1,2	grounded.	$I_{PP} = 5 \text{ A, tp} = 8/20 \ \mu \text{Sec}^{(1)}$		14	V
\/Clama = 0.4	Clamp voltage with ESD strike on pin 2, pin 1	I _{PP} = 1 A, tp = 8/20 μSec ⁽¹⁾		8.5	
VClamp2,1	grounded.	$I_{PP} = 5 \text{ A, tp} = 8/20 \ \mu \text{Sec}^{(1)}$		14	V
D	Domania vasistavas	Pin 1 to Pin 2 ⁽²⁾	0.32		0
R _{DYN}	Dynamic resistance	Pin 2 to Pin 1 ⁽²⁾	0.38		Ω
C _{IO}	IO capacitance	V _{IO} = 2.5 V	12		pF
V _{BR1,2}	Break-down voltage, pin 1 to pin 2	I _{IO} = 1 mA	6		V
V _{BR2,1}	Break-down voltage, pin 2 to pin 1	I _{IO} = 1 mA	6		V

⁽¹⁾ Non-repetitive current pulse 8/20 us exponentially decaying waveform according to IEC61000-4-5

THERMAL INFORMATION

		TPD1E10B06	
	THERMAL METRIC ⁽¹⁾	DPY	UNITS
		2 PINS	
θ_{JA}	Junction-to-ambient thermal resistance	615.5	
θ_{JCtop}	Junction-to-case (top) thermal resistance	404.8	
θ_{JB}	Junction-to-board thermal resistance	493.3	°C/W
ΨЈТ	Junction-to-top characterization parameter	127.7	
ΨЈВ	Junction-to-board characterization parameter	493.3	
Р	Junction-to-case (bottom) thermal resistance (2)	162	mW

¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

Submit Documentation Feedback

Copyright © 2012, Texas Instruments Incorporated

⁽²⁾ Extraction of $R_{DYNAMIC}$ using least squares fit of TLP characteristics between $I_{PP} = 10A$ and $I_{PP} = 20A$. iang

⁽²⁾ Max junction temperature: 125°C; power dissipation calculated at 25°C ambient temperature using JEDEC High K board Standard. Not to be used for steady state power dissipation in the breakdown region.



TYPICAL CHARACTERISTICS




Figure 1. IEC61000-4-2 Clamp Voltage +8KV Contact ESD




Figure 2. IEC61000-4-2 Clamp Voltage -8KV Contact ESD

ISTRUMENTS






Figure 3. Transmission Line Pulse (TLP) Waveform Pin1 to Pin2




Figure 4. Transmission Line Pulse (TLP) Waveform Pin2 to Pin1

22 20

18 16






Figure 5. IV Curve

0

Voltage - V





Figure 6. Positive Surge Waveform 8/20 µs

-1.0E-03

-10

-8

-6



6

8

10

造 14 Capacitance 10

V_{BIAS} - V Figure 8. Pin Capacitance Across V_{BIAS}

2.5

Figure 9. Insertion Loss

0.5



APPLICATION INFORMATION

The TPD1E10B06 is a single channel back-to-back diode that protects a single bi-directional signal line from Electro static discharge and surge pulses. Since its bi-directional, it protects signals that have positive or negative polarity. During normal operation, the diode behaves as a 12 pF capacitance to ground. Board layout is critical for optimal performance of any diode.

Placement: The diode should be placed very close to the external connector for optimal performance. Ideally, the diode should be placed on the line that it is protecting.

Layout: The diode pin 1 should be right over the signal line that it protects. There should a thick and short trace from pin 2 to ground. An example is shown below.




Figure 10. Application Schematic




Figure 11. Layout Example

Submit Documentation Feedback



REVISION HISTORY

Changes from Original (February 2011) to Revision A	Page
Updated FEATURES.	1
Added graphs to TYPICAL CHARACTERISTICS section.	4
Added APPLICATION INFORMATION section.	6
Changes from Revision A (March 2012) to Revision B	Page
Added THERMAL INFORMATION table.	2



PACKAGE OPTION ADDENDUM

1-Sep-2013

PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
TPD1E10B06DPYR	ACTIVE	X2SON	DPY	2	10000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(B1 ~ B2)	Samples
TPD1E10B06DPYT	ACTIVE	X2SON	DPY	2	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 125	(B1 ~ B2)	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 15-Oct-2012

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPD1E10B06DPYR	X2SON	DPY	2	10000	180.0	9.5	0.66	1.15	0.66	4.0	8.0	Q1
TPD1E10B06DPYT	X2SON	DPY	2	250	180.0	9.5	0.66	1.15	0.66	4.0	8.0	Q1


PACKAGE MATERIALS INFORMATION

www.ti.com 15-Oct-2012



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPD1E10B06DPYR	X2SON	DPY	2	10000	180.0	180.0	30.0
TPD1E10B06DPYT	X2SON	DPY	2	250	180.0	180.0	30.0




NOTES: All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5-1994.

- B. This drawing is subject to change without notice.C. SON (Small Outline No-Lead) package configuration.



DPY (S-PX2SON-N2)

PLASTIC SMALL OUTLINE NO-LEAD



- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
 - E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
 - F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
 - G. Side aperture dimensions over-print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>