

# 8-BIT Fm+ I<sup>2</sup>C-BUS CONSTANT-CURRENT LED SINK DRIVER

Check for Samples: TLC59108

#### **FEATURES**

- **Eight LED Drivers (Each Output Programmable** At Off, On, Programmable LED Brightness, **Programmable Group Dimming/Blinking Mixed** With Individual LED Brightness
- **Eight Constant-Current Open-Drain Output** Channels
- 256-Step (8-Bit) Linear Programmable **Brightness Per LED Output Varying From Fully** Off (Default) to Maximum Brightness Using a 97-kHz PWM Signal
- 256-Step Group Brightness Control Allows General Dimming (Using a 190-Hz PWM Signal From Fully Off to Maximum Brightness (Default)
- 256-Step Group Blinking With Frequency Programmable From 24 Hz to 10.73 s and Duty **Cycle From 0% to 99.6%**
- Four Hardware Address Pins Allow 14 TLC59108 Devices to be Connected to the Same I<sup>2</sup>C Bus
- Four Software-Programmable I<sup>2</sup>C Bus Addresses (One LED Group Call Address and Three LED Sub Call Addresses) Allow Groups of Devices to be Addressed at the Same Time in Any Combination. For Example, One Register Used for All Call, so That All the TLC59108 Devices on the I<sup>2</sup>C Bus Can be Addressed at the Same Time, and the Second Register Can be Used for Three Different Addresses so That One-Third of All Devices on the Bus Can be Addressed at the Same Time in a Group.
- Software Enable and Disable for I<sup>2</sup>C Bus Address

- Software Reset Feature (SWRST Call) Allows Device to be Reset Through I<sup>2</sup>C Bus
- Up to 14 Possible Hardware-Adjustable Individual I<sup>2</sup>C Bus Addresses Per Device, So That Each Device Can Be Programmed
- **Open-Load/Overtemperature Detection Mode** to Detect Individual LED Errors
- **Output State Change Programmable on the** Acknowledge or the Stop Command to Update Outputs Byte by Byte or All at the Same Time (Default to Change on Stop)
- **Output Current Adjusted Through an External** Resistor
- Constant Output Current Range: 10 mA to 120 mA
- Maximum Output Voltage: 17 V
- 25-MHz Internal Oscillator Requires No **External Components**
- 1-MHz Fast Mode Plus Compatible I<sup>2</sup>C Bus Interface With 30-mA High Drive Capability on **SDA Output for Driving High-Capacitive Buses**
- **Internal Power-On Reset**
- Noise Filter on SCL/SDA Inputs
- No Glitch on Power Up
- **Active-Low Reset**
- **Supports Hot Insertion**
- Low Standby Current
- 3.3-V or 5-V Supply Voltage
- 5.5-V Tolerant Inputs
- Offered in 20-Pin TSSOP (PW) and QFN (RGY) **Packages**
- -40°C to 85°C Operation

#### DESCRIPTION/ORDERING INFORMATION

The TLC59108 is an I<sup>2</sup>C bus controlled 8-bit LED driver that is optimized for red/green/blue/amber (RGBA) color mixing and backlight application for amusement products. Each LED output has its own 8-bit resolution (256 steps) fixed-frequency individual PWM controller that operates at 97 kHz, with a duty cycle that is adjustable from 0% to 99.6%. The individual PWM controller allows each LED to be set to a specific brightness value. An additional 8-bit resolution (256 steps) group PWM controller has both a fixed frequency of 190 Hz and an adjustable frequency between 24 Hz to once every 10.73 seconds, with a duty cycle that is adjustable from 0% to 99.6%. The group PWM controller dims or blinks all LEDs with the same value.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. All trademarks are the property of their respective owners.



# **DESCRIPTION/ORDERING INFORMATION (CONTINUED)**

Each LED output can be off, on (no PWM control), or set at its individual PWM controller value at both individual and group PWM controller values.

The TLC59108 is one of the first LED controller devices in a new Fast-mode Plus (Fm+) family. Fm+ devices offer higher frequency (up to 1 MHz) and longer, more densely populated bus operation (up to 4000 pF).

Software programmable LED group and three Sub Call I<sup>2</sup>C bus addresses allow all or defined groups of TLC59108 devices to respond to a common I<sup>2</sup>C bus address, allowing for example, all red LEDs to be turned on or off at the same time or marquee chasing effect, thus minimizing I<sup>2</sup>C bus commands. Four hardware address pins allow up to 14 devices on the same bus.


The Software Reset (SWRST) call allows the master to perform a reset of the TLC59108 through the I<sup>2</sup>C bus, identical to the Power-On Reset (POR) that initializes the registers to their default state, causing the outputs to be set high (LED off). This allows an easy and quick way to reconfigure all device registers to the same condition.

Table 1. ORDERING INFORMATION(1)


T <sub>A</sub>	PACK	AGE <sup>(2)</sup>	ORDERABLE PART NUMBER	TOP-SIDE MARKING
–40°C to 85°C	QFN – RGY	Reel of 1000	TLC59108IRGYR	Y59108
-40 C to 65 C	TSSOP - PW	Reel of 2000	TLC59108IPWR	Y59108

- (1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.
- (2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

#### **BLOCK DIAGRAM**







#### **TERMINAL FUNCTIONS**

TERMINAL						
NAME	PW/RGY PIN NO.	I/O <sup>(1)</sup>	DESCRIPTION			
Α0	2	I	Address input 0			
A1	3	I	Address input 1			
A2	4	I	Address input 2			
A3	5	I	Address input 3			
GND	8, 13, 16		Ground			
OUT0	6	0	Constant current output 0, LED on at low			
OUT1	7	0	Constant current output 1, LED on at low			
OUT2	9	0	Constant current output 2, LED on at low			
OUT3	10	0	Constant current output 3, LED on at low			
OUT4	11	0	Constant current output 4, LED on at low			
OUT5	12	0	Constant current output 5, LED on at low			
OUT6	14	0	Constant current output 6, LED on at low			
OUT7	15	0	Constant current output 7, LED on at low			
RESET	17	I	Active-low reset input			
R <sub>EXT</sub>	1		Input terminal used to connect an external resistor for setting up all output currents			
SCL	18	I	Serial clock input			
SDA	19	I/O	Serial data input/output			
V <sub>CC</sub>	20		Power supply			

<sup>(1)</sup> I = input, O = output

## THERMAL INFORMATION

		TLC	TLC59108			
	THERMAL METRIC <sup>(1)</sup>	PW	RGY	UNITS		
		20 PINS	20 PINS			
$\theta_{JA}$	Junction-to-ambient thermal resistance	98.9	39.1			
$\theta_{JCtop}$	Junction-to-case (top) thermal resistance	32.9	44.7			
$\theta_{JB}$	Junction-to-board thermal resistance	49.9	14.8	°C/M/		
ΨЈТ	Junction-to-top characterization parameter	1.7	1.0	°C/W		
ΨЈВ	Junction-to-board characterization parameter	49.3	14.9			
$\theta_{JCbot}$	Junction-to-case (bottom) thermal resistance	n/a	7.6			

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.



# ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
$V_{CC}$	Supply voltage range	0	7	V
$V_{I}$	Input voltage range	-0.4	7	V
Vo	Output voltage range	-0.5	20	V
Io	Output current		120	mA
$\theta_{JA}$	Thermal impedance, junction to free air (2)		83	°C/W
$T_{J}$	Junction temperature range	-40	150	°C
T <sub>stg</sub>	Storage temperature range	-55	150	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### **RECOMMENDED OPERATING CONDITIONS<sup>(1)</sup>**

				MIN	MAX	UNIT
$V_{CC}$	Supply voltage			3	5.5	V
$V_{IH}$	High-level input voltage	SCL, SDA, RESET	, A0, A1, A2, A3	0.7 × V <sub>CC</sub>	$V_{CC}$	V
$V_{IL}$	Low-level input voltage	SCL, SDA, RESET	SCL, SDA, RESET, A0, A1, A2, A3			V
Vo	Supply voltage to output pins	OUT0 to OUT7	OUT0 to OUT7			V
	Low lovel output ourrent sink	CDA	$V_{CC} = 3 V$		20	A
I <sub>OL</sub>	Low-level output current sink	SDA	$V_{CC} = 3 V$		30	mA
Io	Output current	OUT0 to OUT7		5	120	mA
$T_A$	Operating free-air temperature			-40	85	°C

<sup>(1)</sup> All unused inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation.

<sup>(2)</sup> The package thermal impedance is calculated in accordance with JESD 51-7.



# **ELECTRICAL CHARACTERISTICS**

 $V_{co} = 3 \text{ V to } 5.5 \text{ V}$ .  $T_{A} = -40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$  (unless otherwise noted)

	PARAMETER			TEST CONDITIONS			MAX	UNIT
l <sub>l</sub>	Input/output leakage current	SCL, SDA, A0, A1, A2, A3, RESET	V <sub>I</sub> = V <sub>CC</sub> or GND	1			±0.3	μΑ
	Output leakage current	OUT0 to OUT7	$V_{O} = 17 \text{ V}, T_{J} = 3$	25°C			0.5	μΑ
$V_{POR}$	Power-on reset voltage					2.5		V
I <sub>OL</sub>	Low-level output current	SDA	$V_{CC} = 3 \text{ V}, V_{OL} =$	= 0.4 V	20			mA
IOL	Low level output current	ODA	$V_{CC} = 5 \text{ V}, V_{OL} =$	= 0.4 V	30			III/A
I <sub>O(1)</sub>	Output current 1	OUT0 to OUT7	$V_O = 0.6 \text{ V}, R_{\text{ext}}$	$= 720 \Omega$ , CG $= 0.992$		26		mA
	Output current error	OUT0 to OUT7	$I_{O} = 26 \text{ mA}, V_{O} = T_{J} = 25^{\circ}\text{C}$	= 0.6 V, $R_{ext}$ = 720 $\Omega$ ,			±8	%
	Output channel to channel current error	OUT0 to OUT7	$I_{O} = 26 \text{ mA}, V_{O} = T_{J} = 25^{\circ}\text{C}$	= 0.6 V, $R_{ext}$ = 720 $\Omega$ ,			±3	%
I <sub>O(2)</sub>	Output current 2	OUT0 to OUT7	$VO = 0.8 V, R_{ext}$	= 360 Ω, CG = 0.992		52		mA
	Output current error	OUT0 to OUT7	$I_{O} = 52 \text{ mA}, V_{O} = T_{J} = 25^{\circ}\text{C}$	= 0.8 V, $R_{ext}$ = 360 $\Omega$ ,			±8	%
	Output channel to channel current error	OUT0 to OUT7	$I_{O} = 52 \text{ mA}, V_{O} = T_{J} = 25^{\circ}\text{C}$	= 0.8 V, $R_{ext}$ = 360 $\Omega$ ,			±3	%
I <sub>OUT</sub> vs	Output current vs output	OUT0 to OUT7	$V_0 = 1 \text{ V to 3 V},$	I <sub>O</sub> = 26 mA		±0.1		%/V
V <sub>OUT</sub>	voltage regulation	0010100017	$V_O = 3$ V to 5.5 V, $I_O = 26$ mA to 120 mA			±1		/0/ V
I <sub>OUT,Th1</sub>	Threshold current 1 for error detection	OUT0 to OUT7	I <sub>OUT,target</sub> = 26 mA			0.5 × I <sub>TARGET</sub>		%
I <sub>OUT,Th2</sub>	Threshold current 2 for error detection	OUT0 to OUT7	I <sub>OUT,target</sub> = 52 mA			0.5 × I <sub>TARGET</sub>		%
I <sub>OUT,Th3</sub>	Threshold current 3 for error detection	OUT0 to OUT7	I <sub>OUT,target</sub> = 104 r	mA		0.5 × I <sub>TARGET</sub>		%
T <sub>SD</sub>	Overtemperature shutdow	n <sup>(2)</sup>			150	175	200	°C
T <sub>HYS</sub>	Restart hysteresis					15		°C
C <sub>i</sub>	Input capacitance	SCL, A0, A1, A2, A3, RESET	V <sub>I</sub> = V <sub>CC</sub> or GND	1			5	pF
C <sub>io</sub>	Input/output capacitance	SDA	$V_I = V_{CC}$ or GND	)			5	pF
				OUT0 to OUT7 = OFF, R <sub>ext</sub> = Open			17	
				$\overline{\text{OUT0}}$ to $\overline{\text{OUT7}}$ = OFF, R <sub>ext</sub> = 720 $\Omega$			20	İ
				$\overline{\text{OUT0}}$ to $\overline{\text{OUT7}}$ = OFF, R <sub>ext</sub> = 360 $\Omega$			23	İ
I <sub>CC</sub>	Supply current		V <sub>CC</sub> = 5.5 V	$\overline{\text{OUT0}}$ to $\overline{\text{OUT7}}$ = OFF, R <sub>ext</sub> = 180 $\Omega$			28	mA
				$\overline{\text{OUT0}}$ to $\overline{\text{OUT7}} = \text{ON}$ , $R_{\text{ext}} = 720 \ \Omega$			21	
				$\overline{\text{OUT0}}$ to $\overline{\text{OUT7}} = \text{ON}$ , $R_{\text{ext}} = 360 \ \Omega$	,		23	1
				$\overline{\text{OUT0}}$ to $\overline{\text{OUT7}} = \text{ON}$ , $R_{\text{ext}} = 180 \ \Omega$		28		1

<sup>(1)</sup> All typical values are at  $T_A = 25$ °C. (2) Specified by design



#### TIMING REQUIREMENTS

 $T_A = -40^{\circ}C$  to  $85^{\circ}C$ 

		STANDARD MODE I <sup>2</sup> C BUS		FAST MO I <sup>2</sup> C BUS		FAST MODE I <sup>2</sup> C BU		UNIT	
		MIN	MAX	MIN	MAX	MIN	MAX		
I <sup>2</sup> C Interface									
f <sub>SCL</sub>	SCL clock frequency	0	100	0	400	0	1000	kHz	
t <sub>BUF</sub>	I <sup>2</sup> C bus free time between stop and start	4.7		1.3		0.5		μs	
t <sub>HD;STA</sub>	Hold time (repeated) Start condition	4		0.6		0.26		μs	
t <sub>SU;STA</sub>	Set-up time for a repeated Start condition	4.7		0.6		0.26		μs	
t <sub>SU;STO</sub>	Set-up time for Stop condition	4		0.6		0.26		μs	
t <sub>HD;DAT</sub>	Data hold time	0		0		0		ns	
t <sub>VD;ACK</sub>	Data valid acknowledge time <sup>(1)</sup>	0.3	3.45	0.1	0.9	0.05	0.45	μs	
t <sub>VD;DAT</sub>	Data valid time <sup>(2)</sup>	0.3	3.45	0.1	0.9	0.05	0.45	μs	
t <sub>SU;DAT</sub>	Data set-up time	250		100		50		ns	
$t_{LOW}$	Low period of the SCL clock	4.7		1.3		0.5		μs	
t <sub>HIGH</sub>	High period of the SCL clock	4		0.6		0.26		μs	
t <sub>f</sub>	Fall time of both SDA and SCL signals (3) (4)		300	20+0.1C <sub>b</sub> <sup>(5)</sup>	300		120	ns	
t <sub>r</sub>	Rise time of both SDA and SCL signals		1000	20+0.1C <sub>b</sub> <sup>(5)</sup>	300		120	ns	
t <sub>SP</sub>	Pulse width of spikes that must be suppressed by the input filter <sup>(6)</sup>		50		50		50	ns	
Reset		-		•	<u>,                                    </u>		·		
t <sub>W</sub>	Reset pulse width	10		10		10		ns	
t <sub>REC</sub>	Reset recovery time	0		0		0		ns	
t <sub>RESET</sub>	Time to reset <sup>(7)</sup> (8)	400		400		400		ns	

- (1) t<sub>VD:ACK</sub> = time for Acknowledgment signal from SCL low to SDA (out) low.
- (2)  $t_{VD;DAT}$  = minimum time for SDA data out to be valid following SCL low.
- (3) A master device must internally provide a hold time of at least 300 ns for the SDA signal (refer to the V<sub>IL</sub> of the SCL signal) in order to bridge the undefined region of the SCL falling edge.
- (4) The maximum t<sub>f</sub> for the SDA and SCL bus lines is specified at 300 ns. The maximum fall time (t<sub>f</sub>) for the SDA output stage is specified at 250 ns. This allows series protection resistors to be connected between the SDA and the SCL pins and the SDA/SCL bus lines without exceeding the maximum specified t<sub>f</sub>.
- (5)  $C_b = \text{total capacitance of one bus line in pF}$ .
- (6) Input filters on the SDA and SCL inputs suppress noise spikes less than 50 ns
- (7) Resetting the device while actively communicating on the bus may cause glitches or errant Stop conditions.
- (8) Upon reset, the full delay is the sum of t<sub>RESET</sub> and the RC time constant of the SDA bus.



#### PARAMETER MEASUREMENT INFORMATION




Figure 1. Reset Timing





Figure 2. Definition of Timing




NOTE: Rise and fall times refer to  $V_{\text{IL}}$  and  $V_{\text{IH}}$ .

Figure 3. I<sup>2</sup>C Bus Timing



# PARAMETER MEASUREMENT INFORMATION (continued)



NOTE:  $R_L$  = Load resistance for SDA and SCL; should be >1 k $\Omega$  at 3-mA or lower current.

 $C_L$  = Load capacitance; includes jig and probe capacitance.

 $R_T$  = Termination resistance; should be equal to the output impedance ( $Z_0$ ) of the pulse generator.

Figure 4. Test Circuit for Switching Characteristics



#### APPLICATION INFORMATION

## **Typical Application Examples**




Figure 5. Six Drivers

This drawing is an example of using the TLC59108 in a system requiring up to 48 LED strings. The TLC59108 drivers share a single I2C bus. The address pins are set high or low to enable the drivers to be independently accessed (all can be written in parallel through the ALLCALLADR function). The REXT pins are each tied to ground through a programming resistor. Since the devices are independent the resistors on the REXT pins can be of different values allowing multi-color displays.






Figure 6. Parallel Channels

The TLC59108 outputs can be wired in parallel to increase the current per LED string.



#### TLC59108 and TLC59108F Differences

The TLC59108 and TLC59108F are similar devices with the difference being the output structure. The TLC59108 has 8 constant-current outputs while the TLC59108F has 8 open drain outputs. The REXT is used to program the current on the TLC59108 for all channels. The in-line resistors on the OUT pins are used in conjunction with the VLED to set the currents on each TLC59108F channel. Since the resistors are unique for each output, the currents can be set by output by changing the resistor value.




Figure 7. TLC59108 One Driver

Figure 8. TLC59108F One Driver



## **Functional Description**

#### **Device Address**

Following a Start condition, the bus master must output the address of the slave it is accessing.

# Regular I<sup>2</sup>C Bus Slave Address

The I<sup>2</sup>C bus slave address of the TLC59108 is shown in Figure 9. To conserve power, no internal pullup resistors are incorporated on the hardware-selectable address pins, and they must be pulled high or low. For buffer management purpose, a set of sector information data should be stored.




Figure 9. Slave Address

The last bit of the address byte defines the operation to be performed. When set to logic 1, a read operation is selected. When set to logic 0, a write operation is selected.

#### LED All Call I<sup>2</sup>C Bus Address

- Default power-up value (ALLCALLADR register): 90h or 1001 000
- Programmable through I<sup>2</sup>C bus (volatile programming)
- At power-up, LED All Call I<sup>2</sup>C bus address is enabled. TLC59108 sends an ACK when 90h ( $R/\overline{W} = 0$ ) or 91h ( $R/\overline{W} = 1$ ) is sent by the master.

See LED All Call I2C Bus Address Register (ALLCALLADR) for more detail.

#### NOTE

The default LED All Call  $I^2C$  bus address (90h or 1001 000) must not be used as a regular  $I^2C$  bus slave address since this address is enabled at power-up. All the TLC59108 devices on the  $I^2C$  bus acknowledge the address if sent by the  $I^2C$  bus master.

#### LED Sub Call I<sup>2</sup>C Bus Address

- Three different I<sup>2</sup>C bus address can be used
- Default power-up values:
  - SUBADR1 register: 92h or 1001 001
  - SUBADR2 register: 94h or 1001 010
  - SUBADR3 register: 98h or 1001 100
- Programmable through I<sup>2</sup>C bus (volatile programming)
- At power-up, Sub Call I<sup>2</sup>C bus address is disabled. TLC59108 does not send an ACK when 92h (R/ $\overline{W}$  = 0) or 93h (R/ $\overline{W}$  = 1) or 94h (R/ $\overline{W}$  = 0) or 95h (R/ $\overline{W}$  = 1) or 98h (R/ $\overline{W}$  = 0) or 99h (R/ $\overline{W}$  = 1) is sent by the master.

See I2C Bus Subaddress Registers 1 to 3 (SUBADR1 to SUBADR3) for more detail.

#### **NOTE**

The default LED Sub Call  $I^2C$  bus address may be used as a regular  $I^2C$  bus slave address as long as they are disabled.



#### Software Reset I<sup>2</sup>C Bus Address

The address shown in Figure 10 is used when a reset of the TLC59108 needs to be performed by the master. The software reset address (SWRST Call) must be used with  $R/\overline{W} = 0$ . If  $R/\overline{W} = 1$ , the TLC59108 does not acknowledge the SWRST. See Software Reset for more detail.




Figure 10. Software Reset Address

#### **NOTE**

The Software Reset I<sup>2</sup>C bus address is reserved address and cannot be use as regular I<sup>2</sup>C bus slave address or as an LED All Call or LED Sub Call address.

# **Control Register**

Following the successful acknowledgment of the slave address, LED All Call address or LED Sub Call address, the bus master sends a byte to the TLC59108, which is stored in the Control register. The lowest 5 bits are used as a pointer to determine which register is accessed (D[4:0]). The highest 3 bits are used as Auto-Increment flag and Auto-Increment options (Al[2:0]).




Figure 11. Control Register

When the Auto-Increment flag is set (AI2 = logic 1), the five low order bits of the Control register are automatically incremented after a read or write. This allows the user to program the registers sequentially. Four different types of Auto-Increment are possible, depending on AI1 and AI0 values.

**Table 2. Auto-Increment Options** 

Al2	Al1	AI0	DESCRIPTION	
0	0	0	No auto-increment	
1	0	0	Auto-increment for all registers. D[4:0] roll over to 0 0000 after the last register (1 0001) is accessed.	
1	0	1	Auto-increment for individual brightness registers only. D[4:0] roll over to 0 0010 after the last register (0 1001) is accessed.	
1	1	0	Auto-increment for global control registers only. D[4:0] roll over to 0 1010 after the last register (0 1011) is accessed.	
1	1	1	Auto-increment for individual and global control registers only. D[4:0] roll over to 0 0010 after the last register (0 1011) is accessed.	

#### NOTE

Other combinations not shown in Table 2. (AI[2:0] = 001, 010 and 011) are reserved and must not be used for proper device operation.

IREF and EFLAG not included in Auto-Increment

AI[2:0] = 000 is used when the same register must be accessed several times during a single  $I^2C$  bus communication, for example, changes the brightness of a single LED. Data is overwritten each time the register is accessed during a write operation.

Al[2:0] = 100 is used when all the registers must be sequentially accessed, for example, power-up programming.



AI[2:0] = 101 is used when the four LED drivers must be individually programmed with different values during the same  $I^2C$  bus communication, for example, changing color setting to another color setting.

AI[2:0] = 110 is used when the LED drivers must be globally programmed with different settings during the same  $I^2C$  bus communication, for example, global brightness or blinking change.

AI[2:0] = 111 is used when individually and global changes must be performed during the same  $I^2C$  bus communication, for example, changing color and global brightness at the same time.

Only the 5 least significant bits D[4:0] are affected by the Al[2:0] bits.

When the Control register is written, the register entry point determined by D[4:0] is the first register that is addressed (read or write operation), and can be anywhere between 0 0000 and 1 0001 (as defined in Table 3). When Al[2] = 1, the Auto-Increment flag is set and the rollover value at which the point where the register increment stops and goes to the next one is determined by Al[2:0]. See Table 2 for rollover values. For example, if the Control register = 1110 1100 (ECh), then the register addressing sequence is (in hex):

 $0C \rightarrow ... \rightarrow 11 \rightarrow 00 \rightarrow ... \rightarrow 0B \rightarrow 02 \rightarrow ... \rightarrow 0B \rightarrow 02 \rightarrow ...$  as long as the master keeps sending or reading data.

#### **Driver Output**

#### **Constant Current Output**

In LED display applications, TLC59108 provides nearly no current variations from channel to channel and from device to device. While  $I_{OUT} \le 100$  mA, the maximum current skew between channels is less than  $\pm 3\%$  and less than  $\pm 6\%$  between devices.

### **Adjusting Output Current**

TLC59108 scales up the reference current ( $I_{ref}$ ) set by the external resistor ( $R_{ext}$ ) to sink the output current ( $I_{out}$ ) at each output port. The following formulas can be used to calculate the target output current  $I_{OUT,target}$  in the saturation region:

$$V_{REXT} = 1.26 \text{ V} \times \text{VG}$$

 $I_{ref} = V_{REXT}/R_{ext}$ , if another end of the external resistor  $R_{ext}$  is connected to ground

$$I_{OUT,target} = I_{ref} \times 15 \times 3^{CM-1}$$

Where  $R_{\text{ext}}$  is the resistance of the external resistor connected to the  $R_{\text{EXT}}$  terminal, and  $V_{\text{REXT}}$  is the voltage of  $R_{\text{EXT}}$ , which is controlled by the programmable voltage gain (VG), which is defined by the Configuration Code. The Current Multiplier (CM) determines that the ratio  $I_{\text{OUT,target}}/I_{\text{ref}}$  is 15 or 5. After power on, the default value of VG is 127/128 = 0.992, and the default value of CM is 1, so that the ratio  $I_{\text{OUT,target}}/I_{\text{ref}}$  = 15. Based on the default VG and CM.

$$V_{REXT} = 1.26 \text{ V} \times 127/128 = 1.25 \text{ V}$$
  
 $I_{OUT,target} = (1.25 \text{ V/R}_{ext}) \times 15$ 

Therefore, the default current is approximately 52 mA at 360  $\Omega$  and 26 mA at 720  $\Omega$ . The default relationship after power on between  $I_{OUT,target}$  and  $R_{ext}$  is shown in Figure 12.




Figure 12. I<sub>OUT,target</sub> vs R<sub>ext</sub>






Figure 13.  $I_{OUT}$  vs  $V_{OUT}$ 



# **Register Descriptions**

Table 3 describes the registers in the TLC59108.

# **Table 3. Register Descriptions**

REGISTER NUMBER (HEX)	NAME	ACCESS <sup>(1)</sup>	DESCRIPTION
00	MODE1	R/W	Mode 1
01	MODE2	R/W	Mode 2
02	PWM0	R/W	Brightness control LED0
03	PWM1	R/W	Brightness control LED1
04	PWM2	R/W	Brightness control LED2
05	PWM3	R/W	Brightness control LED3
06	PWM4	R/W	Brightness control LED4
07	PWM5	R/W	Brightness control LED5
08	PWM6	R/W	Brightness control LED6
09	PWM7	R/W	Brightness control LED7
0A	GRPPWM	R/W	Group duty cycle control
0B	GRPFREQ	R/W	Group frequency
0C	LEDOUT0	R/W	LED output state 0
0D	LEDOUT1	R/W	LED output state 1
0E	SUBADR1	R/W	I <sup>2</sup> C bus subaddress 1
0F	SUBADR2	R/W	I <sup>2</sup> C bus subaddress 2
10	SUBADR3	R/W	I <sup>2</sup> C bus subaddress 3
11	ALLCALLADR	R/W	LED All Call I <sup>2</sup> C bus address
12	IREF	R/W	IREF configuration
13	EFLAG	R	Error flag

<sup>(1)</sup> R = read, W = write



# Mode Register 1 (MODE1)

Table 4 describes Mode Register 1.

Table 4. MODE1 - Mode Register 1 (Address 00h) Bit Description

BIT	SYMBOL	ACCESS <sup>(1)</sup>	VALUE	DESCRIPTION
7	Al2	R	0 <sup>(2)</sup>	Register Auto-Increment disabled
/	AIZ	K	1	Register Auto-Increment enabled
6	Al1	R	0 <sup>(2)</sup>	Auto-Increment bit 1 = 0
O	AII	K	1	Auto-Increment bit 1 = 1
_	A10	R	0 <sup>(2)</sup>	Auto-Increment bit 0 = 0
5	AlO	K	1	Auto-Increment bit 0 = 1
4	000	DAM	0	Normal mode <sup>(3)</sup>
4	OSC	R/W	1 (2)	Oscillator off <sup>(4)</sup> .
2	CLIDA	DAM	0 <sup>(2)</sup>	Device does not respond to I <sup>2</sup> C bus subaddress 1.
3	SUB1	R/W	1	Device responds to I <sup>2</sup> C bus subaddress 1.
2	SUB2	R/W	0 <sup>(2)</sup>	Device does not respond to I <sup>2</sup> C bus subaddress 2.
2	SUB2	R/VV	1	Device responds to I <sup>2</sup> C bus subaddress 2.
	CLIDS	R/W	0 <sup>(2)</sup>	Device does not respond to I <sup>2</sup> C bus subaddress 3.
1	SUB3	K/VV	1	Device responds to I <sup>2</sup> C bus subaddress 3.
0	ALLCALL	DAM	0	Device does not respond to LED All Call I <sup>2</sup> C bus address.
0	ALLCALL	R/W	1 (2)	Device responds to LED All Call I <sup>2</sup> C bus address.

<sup>(1)</sup> R = read, W = write

#### Mode Register 2 (MODE2)

Table 5 describes Mode Register 2.

#### Table 5. MODE2 - Mode Register 2 (Address 01h) Bit Description

BIT	SYMBOL	ACCESS <sup>(1)</sup>	VALUE	DESCRIPTION
7	FFCLD	R/W	0 <sup>(2)</sup>	Enable error status flag
/	EFCLR	R/VV	1	Clear error status flag
6		R	0 <sup>(2)</sup>	Reserved
F	DMDLNIZ	NII.		Group control = dimming
5	5 DMBLNK R/W		1	Group control = blinking
4		R	0 <sup>(2)</sup>	Reserved
3	ОСН	R/W	0 <sup>(2)</sup>	Outputs change on Stop command <sup>(3)</sup>
3	OCH	R/VV	1	Outputs change on ACK
2:0		R	000(2)	Reserved

<sup>(1)</sup> R = read, W = write

<sup>(2)</sup> Default value

<sup>(3)</sup> Requires 500 µs maximum for the oscillator to be up and running once SLEEP bit has been set to logic 1. Timings on LED outputs are not guaranteed if PWMx, GRPPWM, or GRPFREQ registers are accessed within the 100 µs window.

<sup>(4)</sup> No blinking or dimming is possible when the oscillator is off.

<sup>(2)</sup> Default value

<sup>(3)</sup> Change of the outputs at the Stop command allows synchronizing outputs of more than one TLC59108. Applicable to registers from 02h (PWM0) to 0Dh (LEDOUT) only.



## Brightness Control Registers 0 to 7 (PWM0 to PWM7)

Table 6 describes Brightness Control Registers 0 to 7.

Table 6. PWM0 to PWM7 - PWM Registers 0 to 7 (Address 02h to 09h) Bit Description

ADDRESS	REGISTER	BIT	SYMBOL	ACCESS <sup>(1)</sup>	VALUE	DESCRIPTION
02h	PWM0	7:0	IDC0[7:0]	R/W	0000 0000(2)	PWM0 individual duty cycle
03h	PWM1	7:0	IDC1[7:0]	R/W	0000 0000(2)	PWM1 individual duty cycle
04h	PWM2	7:0	IDC2[7:0]	R/W	0000 0000(2)	PWM2 individual duty cycle
05h	PWM3	7:0	IDC3[7:0]	R/W	0000 0000(2)	PWM3 individual duty cycle
06h	PWM4	7:0	IDC4[7:0]	R/W	0000 0000(2)	PWM4 individual duty cycle
07h	PWM5	7:0	IDC5[7:0]	R/W	0000 0000(2)	PWM5 individual duty cycle
08h	PWM6	7:0	IDC6[7:0]	R/W	0000 0000(2)	PWM6 individual duty cycle
09h	PWM7	7:0	IDC7[7:0]	R/W	0000 0000(2)	PWM7 individual duty cycle

<sup>(1)</sup> R = read, W = write

A 97-kHz fixed frequency signal is used for each output. Duty cycle is controlled through 256 linear steps from 00h (0% duty cycle = LED output off) to FFh (99.6% duty cycle = LED output at maximum brightness). Applicable to LED outputs programmed with LDRx = 10 or 11 (LEDOUT0 and LEDOUT1 registers).

Duty cycle = IDCn[7:0] / 256

#### **Group Duty Cycle Control Register (GRPPWM)**

Table 7 describes the Group Duty Cycle Control Register.

Table 7. GRPPWM - Group Brightness Control Register (Address 0Ah) Bit Description

ADDRESS	REGISTER	BIT	SYMBOL	ACCESS <sup>(1)</sup>	VALUE	DESCRIPTION	
0Ah	GRPPWM	7:0	GDC0[7:0]	R/W	1111 1111 <sup>(2)</sup>	GRPPWM register	

<sup>(1)</sup> R = read, W = write

When the DMBLNK bit (MODE2 register) is programmed with logic 0, a 190-Hz fixed-frequency signal is superimposed with the 97-kHz individual brightness control signal. GRPPWM is then used as a global brightness control, allowing the LED outputs to be dimmed with the same value. The value in GRPFREQ is then a Don't care.

General brightness for the eight outputs is controlled through 256 linear steps from 00h (0% duty cycle = LED output off) to FFh (99.6% duty cycle = maximum brightness). Applicable to LED outputs programmed with LDRx = 11 (LEDOUT0 and LEDOUT1 registers).

When DMBLNK bit is programmed with logic 1, the GRPPWM and GRPFREQ registers define a global blinking pattern, where GRPFREQ defines the blinking period (from 24 Hz to 10.73 s) and GRPPWM defines the duty cycle (ON/OFF ratio in %).

Duty cycle = GDC0[7:0] / 256

<sup>(2)</sup> Default value

<sup>(2)</sup> Default value



# **Group Frequency Register (GRPFREQ)**

Table 8 describes the Group Frequency Register.

Table 8. GRPFREQ – Group Frequency Register (Address 0Bh) Bit Description

ADD	RESS	REGISTER	BIT	SYMBOL	ACCESS <sup>(1)</sup>	VALUE	DESCRIPTION	
OI	3h	GRPFREQ	7:0	GFRQ[7:0]	R/W	0000 0000(2)	GRPFREQ register	

<sup>(1)</sup> R = read, W = write

GRPFREQ is used to program the global blinking period when the DMBLNK bit (MODE2 register) is equal to 1. Value in this register is a Don't care when DMBLNK = 0. Applicable to LED output programmed with LDRx = 11 (LEDOUT0 and LEDOUT1 registers).

Blinking period is controlled through 256 linear steps from 00h (41 ms, frequency 24 Hz) to FFh (10.73 s). Global blinking period (seconds) = (GFRQ[7:0] + 1) / 24

## LED Driver Output State Registers (LEDOUT0, LEDOUT1)

Table 9 describes LED Driver Output State Registers 0 and 1.

Table 9. LEDOUT0 and LEDOUT1 – LED Driver Output State Registers (Address 0Ch and 0Dh) Bit Description

ADDRESS	REGISTER	BIT	SYMBOL ACCESS <sup>(1)</sup>		VALUE	DESCRIPTION
		7:6	LDR3[1:0]	R/W	00 <sup>(2)</sup>	LED3 output state control
0Ch	LEDOUTO	5:4	LDR2[1:0]	R/W	00 <sup>(2)</sup>	LED2 output state control
0Ch	LEDOUT0	3:2	LDR1[1:0]	R/W	00 <sup>(2)</sup>	LED1 output state control
		1:0	LDR0[1:0]	R/W	00 <sup>(2)</sup>	LED0 output state control
		7:6	LDR7[1:0]	R/W	00 <sup>(2)</sup>	LED7 output state control
OD4	LEDOUTA	5:4	LDR6[1:0]	R/W	00 <sup>(2)</sup>	LED6 output state control
0Dh	LEDOUT1	3:2	LDR5[1:0]	R/W	00(2)	LED5 output state control
		1:0	LDR4[1:0]	R/W	00 <sup>(2)</sup>	LED4 output state control

<sup>(1)</sup> R = read, W = write

LDRx = 00: LED driver x is off (default power-up state).

LDRx = 01: LED driver x is fully on (individual brightness and group dimming/blinking not controlled).

LDRx = 10: LED driver x is individual brightness can be controlled through its PWMx register.

LDRx = 11: LED driver x is individual brightness and group dimming/blinking can be controlled through its PWMx register and the GRPPWM registers.

<sup>(2)</sup> Default value

<sup>(2)</sup> Default value



## I<sup>2</sup>C Bus Subaddress Registers 1 to 3 (SUBADR1 to SUBADR3)

Table 10 describes I<sup>2</sup>C Bus Subaddress Registers 1 to 3.

Table 10. SUBADR1 to SUBADR3 – I<sup>2</sup>C Bus Subaddress Registers 1 to 3 (Address 0Eh to 10h) Bit Description

ADDRESS	REGISTER	BIT	SYMBOL ACCESS <sup>(1)</sup>		VALUE	DESCRIPTION
		7:5	A1[7:5]	R	100 <sup>(2)</sup>	Reserved
0Eh	SUBADR1	4:1	A1[4:1]	R/W	1001 <sup>(2)</sup>	I <sup>2</sup> C bus subaddress 1
		0	0 A1[0] R		0 <sup>(2)</sup>	Reserved
		7:5	A2[7:1]	R	100 <sup>(2)</sup>	Reserved
0Fh	SUBADR2	4:1	A2[4:1]	R/W	1010 <sup>(2)</sup>	I <sup>2</sup> C bus subaddress 2
		0	A2[0]	R	0 <sup>(2)</sup>	Reserved
		7:5	A3[7:1]	R	100 <sup>(2)</sup>	Reserved
10h	SUBADR3	4:1	A3[4:1]	R/W	1100 <sup>(2)</sup>	I <sup>2</sup> C bus subaddress 3
		0	A3[0]	R	0 <sup>(2)</sup>	Reserved

<sup>(1)</sup> R = read, W = write

Subaddresses are programmable through the  $I^2C$  bus. Default power-up values are 92h, 94h, 98h. The TLC59108 does not acknowledge these addresses immediately after power-up (the corresponding SUBx bit in MODE1 register is equal to 0).

Once subaddresses have been programmed to valid values, the SUBx bits (MODE1 register) must be set to 1 to allows the device to acknowledge these addresses.

Only the 7 MSBs representing the I<sup>2</sup>C bus subaddress are valid. The LSB in SUBADRx register is a read-only bit (0).

When SUBx is set to 1, the corresponding I<sup>2</sup>C bus subaddress can be used during either an I<sup>2</sup>C bus read or write sequence.

## LED All Call I<sup>2</sup>C Bus Address Register (ALLCALLADR)

Table 11 describes the LED All Call I<sup>2</sup>C Bus Address Register.

Table 11. ALLCALLADR – LED All Call I<sup>2</sup>C Bus Address Register (Address 11h) Bit Description

ADDRESS	REGISTER	BIT	SYMBOL	ACCESS <sup>(1)</sup>	VALUE	DESCRIPTION
			AC[7:5]	R	100 (2)	Reserved
11h	ALLCALLADR	4:1	AC[4:1]	R/W	1000 <sup>(2)</sup>	All Call I <sup>2</sup> C bus address register
		0	AC[0]	R	0 <sup>(2)</sup>	Reserved

<sup>(1)</sup> R = read, W = write

The LED All Call I<sup>2</sup>C bus address allows all the TLC59108 devices in the bus to be programmed at the same time (ALLCALL bit in register MODE1 must be equal to 1, which is the power-up default state). This address is programmable through the I<sup>2</sup>C bus and can be used during either an I<sup>2</sup>C bus read or write sequence. The register address can also be programmed as a Sub Call.

Only the 7 MSBs representing the All Call I<sup>2</sup>C bus address are valid. The LSB in ALLCALLADR register is a read-only bit (0).

If ALLCALL bit = 0, the device does not acknowledge the address programmed in register ALLCALLADR.

#### **Output Gain Control Register (IREF)**

Table 12 describes the Output Gain Control Register.

<sup>(2)</sup> Default value

<sup>(2)</sup> Default value



#### Table 12. IREF – Output Gain Control Register (Address 12h) Bit Description

ADDRESS	REGISTER	BIT	SYMBOL	ACCESS <sup>(1)</sup>	VALUE	DESCRIPTION
		7	СМ	R/W	1 <sup>(2)</sup>	High/low current multiplier
12h	IREF	6	HC	R/W	1 <sup>(2)</sup>	Subcurrent
		5:0	CC[5:0]	R/W	11 1111 <sup>(2)</sup>	Current multiplier

- (1) R = read. W = write
- (2) Default value

I<sub>REF</sub> determines the voltage gain (VG), which affects the voltage at the R<sub>EXT</sub> terminal and indirectly the reference current (I<sub>REF</sub>) flowing through the external resistor at terminal R<sub>EXT</sub>. Bit 0 is the Current Multiplier (CM) bit, which determines the ratio I<sub>OUT,target</sub>/I<sub>ref</sub>. Each combination of VG and CM sets a Current Gain (CG).

VG: the relationship between {HC,CC[0:5]} and the voltage gain is calculated as shown below:

$$VG = (1 + HC) \times (1 + D/64) / 4$$

$$D = CC0 \times 2^5 + CC1 \times 2^4 + CC2 \times 2^3 + CC3 \times 2^2 + CC4 \times 2^1 + CC5 \times 2^0$$

Where HC is 1 or 0, and D is the binary value of CC[0:5]. So, the VG could be regarded as a floating-point number with 1-bit exponent HC and 6-bit mantissa CC[0:5]. {HC,CC[0:5]} divides the programmable voltage gain VG into 128 steps and two sub-bands:

Low voltage sub-band (HC = 0): VG = 1/4 to 127/256, linearly divided into 64 steps

High voltage sub-band (HC = 1): VG = 1/2 to 127/128, linearly divided into 64 steps

- CM: In addition to determining the ratio I<sub>OUT.target</sub>/I<sub>ref</sub>, CM limits the output current range. High Current Multiplier (CM = 1):  $I_{OUT,target}/I_{ref} = 15$ , suitable for output current range  $I_{OUT} = 10$  mA to 120 mA. Low Current Multiplier (CM = 0): I<sub>OUT,target</sub>/I<sub>ref</sub> = 5, suitable for output current range I<sub>OUT</sub> = 5 mA to 40 mA
- CG: The total Current Gain is defined as the following.

$$V_{REXT} = 1.26 V \times VG$$

$$I_{ref} = V_{REXT}/R_{ext}, \text{ if the external resistor, } R_{ext}, \text{ is connected to ground.} \\ I_{OUT,target} = I_{ref} \times 15 \times 3^{CM-1} = 1.26 \text{ V/R}_{ext} \times \text{VG} \times 15 \times 3^{CM-1} = (1.26 \text{ V/R}_{ext} \times 15) \times \text{CG} \\ CG = VG \times 3^{CM-1}$$

Therefore, CG = (1/12) to (127/128), and it is divided into 256 steps. If CG = 127/128 = 0.992, the I<sub>OUT,target</sub>-R<sub>ext</sub>.

#### **Examples**

- $I_{RFF}$  Code {CM, HC, CC[0:5]} = {1,1,111111}
  - VG = 127/128 = 0.992 and  $CG = VG \times 3^0 = VG = 0.992$
- $I_{RFF}$  Code {CM, HC, CC[0:5]} = {1,1,000000}

$$VG = (1 + 1) \times (1 + 0/64)/4 = 1/2 = 0.5$$
, and  $CG = 0.5$ 

 $I_{REF}$  Code {CM, HC, CC[0:5]} = {0,0,000000}

$$VG = (1 + 0) \times (1 + 0/64)/4 = 1/4$$
, and  $CG = (1/4) \times 3^{-1} = 1/12$ 

After power on, the default value of the Configuration Code (CM, HC, CC[0:5]) is {1,1,111111}. Therefore, VG = CG = 0.992. The relationship between the Configuration Code and the Current Gain is shown in Figure 14.






Figure 14. Current Gain vs Configuration Code

# **Error Flags Registers (EFLAG)**

Table 13 describes the Error Flags Register.

Table 13. EFLAG - Error Flags Register (Address 13h) Bit Description

ADDRESS	REGISTER	BIT	SYMBOL	ACCESS <sup>(1)</sup>	VALUE	DESCRIPTION
13h	EFLAG	7:0	EFLAG[7:0]	R	1111 1111 <sup>(2)</sup>	Error flag status by channel

- (1) R = read, W = write
- (2) Default value



#### **Open-Circuit Detection**

The TLC59108 LED open-circuit detection compares the effective current level  $I_{OUT}$  with the open load detection threshold current  $I_{OUT, Th}$ . If  $I_{OUT}$  is below the threshold  $I_{OUT, Th}$  the TLC59108 detects an open load condition. This error status can be read out as an error flag through the EFLAG register.

For open-circuit error detection, a channel must be on.

**Table 14. Open-Circuit Detection** 

STATE OF OUTPUT PORT	CONDITION OF OUTPUT CURRENT	ERROR STATUS CODE	MEANING
Off	I <sub>OUT</sub> = 0 mA	0	Detection not possible
02	I <sub>OUT</sub> < I <sub>OUT,Th</sub> <sup>(1)</sup>	0	Open circuit
On	I <sub>OUT</sub> ≥ I <sub>OUT,Th</sub> <sup>(1)</sup>	Channel n error status bit 1	Normal

(1)  $I_{OUT,Th} = 0.5 \times I_{OUT,target}$  (typical)

# **Overtemperature Detection and Shutdown**

The TLC59108 LED is equipped with a global overtemperature sensor and eight individual channel-selective overtemperature sensors.

- When the global sensor reaches the trip temperature, all output channels are shutdown, and the error status
  is stored in the internal Error Status register of every channel. After shutdown, the channels automatically
  restart after cooling down, if the control signal (output latch) remains on. The stored error status is not reset
  after cooling down and can be read out as the error status code in the EFLAG register.
- When one of the channel-specific sensors reaches trip temperature, only the affected output channel is shut down, and the error status is stored only in the internal Error Status register of the affected channel. After shutdown, the channel automatically restarts after cooling down, if the control signal (output latch) remains on. The stored error status is not reset after cooling down and can be read out as error status code in the EFLAG register.

For channel-specific overtemperature error detection, a channel must be on.

The error flags of open-circuit and overtemperature are ORed to set the EFLAG register.

The error status code due to overtemperature is reset when the host writes 1 to bit 7 of the MODE2 register. The host must write 0 to bit 7 of the MODE2 register to enable the overtemperature error flag.

Table 15. Overtemperature Detection<sup>(1)</sup>

STATE OF OUTPUT PORT	CONDITION	ERROR STATUS CODE	MEANING
On	$T_j < T_{j,trip}$ global	1	Normal
On → all channels Off	$T_j > T_{j,trip}$ global	All error status bits = 0	Global overtemperature
On	$T_j < T_{j,trip}$ channel n	1	Normal
$On \rightarrow Off$	$T_j > T_{j,trip}$ channel n	Channel n error status bit = 0	Channel n overtemperature

<sup>(1)</sup> The global shutdown threshold temperature is approximately 170°C.

#### **Power-On Reset**

When power is applied to  $V_{CC}$ , an internal power-on reset holds the TLC59108 in a reset condition until  $V_{CC}$  reaches  $V_{POR}$ . At this point, the reset condition is released and the TLC59108 registers, and  $I^2C$  bus state machine are initialized to their default states (all zeroes), causing all the channels to be deselected. Thereafter,  $V_{CC}$  must be lowered below 0.2 V to reset the device.

#### **External Reset**

A reset can be accomplished by holding the RESET pin low for a minimum of t<sub>W</sub>. The TLC59108 registers and I<sup>2</sup>C state machine are held in their default states until the RESET input is again high.

This input requires a pullup resistor to V<sub>CC</sub> if no active connection is used.



#### **Software Reset**

The Software Reset Call (SWRST Call) allows all the devices in the I<sup>2</sup>C bus to be reset to the power-up state value through a specific I<sup>2</sup>C bus command. To be performed correctly, the I<sup>2</sup>C bus must be functional and there must be no device hanging the bus.

The SWRST Call function is defined as the following:

- 1. A Start command is sent by the I<sup>2</sup>C bus master.
- 2. The reserved SWRST I<sup>2</sup>C bus address 1001 011 with the R/W bit set to 0 (write) is sent by the I<sup>2</sup>C bus master.
- 3. The TLC59108 device(s) acknowledge(s) after seeing the SWRST Call address 1001 0110 (96h) only. If the R/W bit is set to 1 (read), no acknowledge is returned to the I<sup>2</sup>C bus master.
- 4. Once the SWRST Call address has been sent and acknowledged, the master sends two bytes with two specific values (SWRST data byte 1 and byte 2):
  - (a) Byte1 = A5h: the TLC59108 acknowledges this value only. If byte 1 is not equal to A5h, the TLC59108 does not acknowledge it.
  - (b) Byte 2 = 5Ah: the TLC59108 acknowledges this value only. If byte 2 is not equal to 5Ah, the TLC59108 does not acknowledge it.

If more than two bytes of data are sent, the TLC59108 does not acknowledge any more.

5. Once the correct two bytes (SWRST data byte 1 and byte 2 only) have been sent and correctly acknowledged, the master sends a Stop command to end the SWRST Call. The TLC59108 then resets to the default value (power-up value) and is ready to be addressed again within the specified bus free time (t<sub>BUF</sub>).

The I<sup>2</sup>C bus master may interpret a non-acknowledge from the TLC59108 (at any time) as a SWRST Call Abort. The TLC59108 does not initiate a reset of its registers. This happens only when the format of the Start Call sequence is not correct.


## Individual Brightness Control With Group Dimming/Blinking

A 97-kHz fixed-frequency signal with programmable duty cycle (8 bits, 256 steps) is used to control the individual brightness for each LED.

On top of this signal, one of the following signals can be superimposed (this signal can be applied to the four LED outputs):

- A lower 190-Hz fixed-frequency signal with programmable duty cycle (8 bits, 256 steps) provides a global brightness control.
- A programmable frequency signal from 24 Hz to 1/10.73 s (8 bits, 256 steps) provides a global blinking control.





Resulting Brightness + Group Dimming Signal

NOTE: Minimum pulse width for LEDn brightness control is 40 ns.

Minimum pulse width for group dimming is 20.48  $\mbox{\sc \mu s}.$ 

When M = 1 (GRPPWM register value), the resulting LEDn Brightness Control + Group Dimming signal has two pulses of the LED Brightness Control signal (pulse width =  $n \times 40$  ns, with n defined in the PWMx register).

This resulting Brightness + Group Dimming signal shows a resulting control signal with n = 4 (8 pulses).

Figure 15. Brightness and Group Dimming Signals

#### Characteristics of the I<sup>2</sup>C Bus

The I<sup>2</sup>C bus is for two-way two-line communication between different devices or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to a positive supply via a pullup resistor when connected to the output stages of a device. Data transfer may be initiated only when the bus is not busy.

#### **Bit Transfer**

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the high period of the clock pulse as changes in the data line at this time are interpreted as control signals (see Figure 16).




Figure 16. Bit Transfer



#### **Start and Stop Conditions**

Both data and clock lines remain high when the bus is not busy. A high-to-low transition of the data line while the clock is high is defined as the Start condition (S). A low-to-high transition of the data line while the clock is high is defined as the Stop condition (P) (see Figure 17).




Figure 17. Start and Stop Conditions

## **System Configuration**

A device generating a message is a transmitter; a device receiving is the receiver. The device that controls the message is the master and the devices which are controlled by the master are the slaves (see Figure 18).




Figure 18. System Configuration

# **Acknowledge**

The number of data bytes transferred between the Start and the Stop conditions from transmitter to receiver is not limited. Each byte of eight bits is followed by one acknowledge bit. The acknowledge bit is a high level put on the bus by the transmitter, whereas the master generates an extra acknowledge related clock pulse.

A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable low during the high period of the acknowledge related clock pulse; set-up time and hold time must be taken into account.

A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event, the transmitter must leave the data line high to enable the master to generate a Stop condition.






Figure 19. Acknowledge/Not Acknowledge on I<sup>2</sup>C Bus






Figure 20. Write to a Specific Register






See Table 3 for register definitions.

Figure 21. Write to All Registers Using Auto-Increment









Figure 22. Multiple Writes to Individual Brightness Registers Using Auto-Increment









Figure 23. Read All Registers Auto-Increment





- A. In this example, several TLC59108 devices are used, and the same Sequence A is sent to each of them.
- B. The ALLCALL bit in the MODE1 register is equal to 1 for this example.
- C. The OCH bit in the MODE2 register is equal to 1 for this example.

Figure 24. LED All Call I<sup>2</sup>C Bus Address Programming and LED All Call Sequence



# **REVISION HISTORY**

Cł	hanges from Original (November 2011) to Revision A	Page
•	Added Typical Application Examples section.	9
•	Added TLC59108 and TLC59108F Differences section.	11
•	Added I <sub>OUT</sub> vs V <sub>OUT</sub> graph	15
•	Changed SLEEP Symbol to OSC and removed the "Low power mode" description to clarify functionality	17
•	Changed ALLCALLADR register to IREF and changed register from 11h to 12h.	21



# PACKAGE OPTION ADDENDUM

24-.lan-2013

#### PACKAGING INFORMATION

www.ti.com

Orderable Device	Status	Package Type	_		Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing			(2)		(3)		(4)	
TLC59108IPWR	ACTIVE	TSSOP	PW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	Y59108	Samples
TLC59108IRGYR	ACTIVE	VQFN	RGY	20	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	Y59108	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(4)</sup> Only one of markings shown within the brackets will appear on the physical device.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 8-Apr-2013

# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLC59108IRGYR	VQFN	RGY	20	3000	330.0	12.4	3.8	4.8	1.6	8.0	12.0	Q1

www.ti.com 8-Apr-2013



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLC59108IRGYR	VQFN	RGY	20	3000	367.0	367.0	35.0

PW (R-PDSO-G20)

# PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



# PW (R-PDSO-G20)

# PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.



# RGY (R-PVQFN-N20)

# PLASTIC QUAD FLATPACK NO-LEAD

#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions

4206353-4/0 11/11

NOTE: All linear dimensions are in millimeters



# RGY (R-PVQFN-N20)

# PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="https://www.ti.com">http://www.ti.com</a>.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers <u>microcontroller.ti.com</u> Video and Imaging <u>www.ti.com/video</u>

RFID www.ti-rfid.com

OMAP Applications Processors <u>www.ti.com/omap</u> TI E2E Community <u>e2e.ti.com</u>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>