

www.ti.com

SCES505J-NOVEMBER 2003-REVISED MAY 2010


# LOW-POWER CONFIGURABLE MULTIPLE-FUNCTION GATE

Check for Samples: SN74AUP1G97

### **FEATURES**

- Available in the Texas Instruments NanoStar™ Package
- Low Static-Power Consumption (I<sub>CC</sub> = 0.9 μA Max)
- Low Dynamic-Power Consumption (C<sub>pd</sub> = 4.8 pF Typ at 3.3 V)
- Low Input Capacitance (C<sub>1</sub> = 1.5 pF Typ)
- + Low Noise Overshoot and Undershoot <10% of  $V_{CC}$
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Includes Schmitt-Trigger Inputs

- Wide Operating  $V_{CC}$  Range of 0.8 V to 3.6 V
- Optimized for 3.3-V Operation
- 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
- t<sub>pd</sub> = 5.6 ns Max at 3.3 V
- Suitable for Point-to-Point Applications
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
  - 2000-V Human-Body Model (A114-B, Class II)
  - 1000-V Charged-Device Model (C101)



See mechanical drawings for dimensions.

### **DESCRIPTION/ORDERING INFORMATION**

The AUP family is TI's premier solution to the industry's low-power needs in battery-powered portable applications. This family ensures a very low static- and dynamic-power consumption across the entire  $V_{CC}$  range of 0.8 V to 3.6 V, resulting in increased battery life (see Figure 1). This product also maintains excellent signal integrity (see the very low undershoot and overshoot characteristics shown in Figure 2).




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

# SN74AUP1G97

TEXAS INSTRUMENTS

www.ti.com

#### SCES505J-NOVEMBER 2003-REVISED MAY 2010



<sup>†</sup> Single, dual, and triple gates

#### Figure 1. AUP – The Lowest-Power Family

#### Figure 2. Excellent Signal Integrity

The SN74AUP1G97 features configurable multiple functions. The output state is determined by eight patterns of 3-bit input. The user can choose the logic functions MUX, AND, OR, NAND, NOR, inverter, and noninverter. All inputs can be connected to  $V_{CC}$  or GND.

The device functions as an independent gate with Schmitt-trigger inputs, which allows for slow input transition and better switching-noise immunity at the input.

NanoStar<sup>™</sup> package technology is a major breakthrough in IC packaging concepts, using the die as the package.

This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

			-	
T <sub>A</sub>	PACKAGE <sup>(2)</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING <sup>(3)</sup>
	NanoStar™ – WCSP (DSBGA) 0.23-mm Large Bump – YFP (Pb-free)	Reel of 3000	SN74AUP1G97YFPR	HP_
	NanoStar™ – WCSP (DSBGA) 0.23-mm Large Bump – YZP (Pb-free)	Reel of 3000	SN74AUP1G97YZPR	HP_
–40°C to 85°C	QFN – DRY	Reel of 5000	SN74AUP1G97DRYR	HP
	uQFN – DSF	Reel of 5000	SN74AUP1G97DSFR	HP
	SOT (SOT-23) – DBV	Reel of 3000	SN74AUP1G97DBVR	H97_
	SOT (SC-70) – DCK	Reel of 3000	SN74AUP1G97DCKR	
	SOT (SOT-553) – DRL	Reel of 4000	SN74AUP1G97DRLR	HP_

#### **ORDERING INFORMATION**<sup>(1)</sup>

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.


(3) DBV/DCK/DRL: The actual top-side marking has one additional character that designates the wafer fab/assembly site. YFP/YZP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following character to designate the wafer fab/assembly site. Pin 1 identifier indicates solder-bump composition (1 = SnPb, • = Pb-free).

	FUI	DLE	
	INPUTS		OUTPUT
С	В	Α	Y
L	L	L	L
L	L	н	L
L	н	L	Н
L	н	н	Н
Н	L	L	L
н	L	н	Н
н	н	L	L
Н	н	Н	Н

#### **FUNCTION TABLE**

www.ti.com

#### LOGIC DIAGRAM (POSITIVE LOGIC)



#### FUNCTION SELECTION TABLE

LOGIC FUNCTION	FIGURE NO.
2-to-1 data selector	3
2-input AND gate	4
2-input OR gate with one inverted input	5
2-input NAND gate with one inverted input	5
2-input AND gate with one inverted input	6
2-input NOR gate with one inverted input	6
2-input OR gate	7
Inverter	8
Noninverted buffer	9

### LOGIC CONFIGURATIONS




Figure 3. 2-to-1 Data Selector When C is L, Y = B; When C is H, Y = A




Figure 4. 2-Input AND Gate



www.ti.com




Figure 5. Input OR Gate With One Inverted Input 2-Input NAND Gate With One Inverted Input




Figure 6. 2-Input AND Gate With One Inverted Input 2-Input NOR Gate With One Inverted Input




Figure 7. 2-Input OR Gate




Figure 8. Inverter




Figure 9. Noninverted Buffer



www.ti.com

### **ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range		-0.5	4.6	V
VI	Input voltage range <sup>(2)</sup>		-0.5	4.6	V
Vo	Voltage range applied to any output in the I	nigh-impedance or power-off state <sup>(2)</sup>	-0.5	4.6	V
Vo	Output voltage range in the high or low stat	e <sup>(2)</sup>	-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>1</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>0</sub> < 0		-50	mA
lo	Continuous output current			±20	mA
	Continuous current through $V_{CC}$ or GND			±50	mA
		DBV package		165	
		DCK package		259	
		DRL package		142	
$\theta_{JA}$	Package thermal impedance <sup>(3)</sup>	DSF package		300	°C/W
		DRY package		234	
		YFP package		123	
		YZP package		123	
T <sub>stg</sub>	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The package thermal impedance is calculated in accordance with JESD 51-7.

#### **RECOMMENDED OPERATING CONDITIONS**<sup>(1)</sup>

			MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage		0.8	3.6	V
VI	Input voltage		0	3.6	V
Vo	Output voltage		0	$V_{CC}$	V
		$V_{CC} = 0.8 V$		-20	μA
		V <sub>CC</sub> = 1.1 V		-1.1	
	High-level output current	$V_{CC} = 1.4 V$		-1.7	
I <sub>OH</sub>		V <sub>CC</sub> = 1.65		-1.9	mA
		V <sub>CC</sub> = 2.3 V		-3.1	
		$V_{CC} = 3 V$		-4	
		$V_{CC} = 0.8 V$		20	μA
		V <sub>CC</sub> = 1.1 V		1.1	
		$V_{CC} = 1.4 V$		1.7	
I <sub>OL</sub>	DL Low-level output current	V <sub>CC</sub> = 1.65 V		1.9	mA
		$V_{CC} = 2.3 V$		3.1	
		$V_{CC} = 3 V$		4	
T <sub>A</sub>	Operating free-air temperature		-40	85	°C

(1) All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. See the TI application report *Implications* of Slow or Floating CMOS Inputs, literature number SCBA004.



www.ti.com

### **ELECTRICAL CHARACTERISTICS**

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V.	Т	Γ <sub>A</sub> = 25°C	T <sub>A</sub> = -40°C	C to 85°C	UNIT
FARAIVIETER	1E31 CONDITIONS	V <sub>cc</sub>	MIN	TYP MAX	MIN	MAX	UNIT
		0.8 V	0.3	0.6	0.3	0.6	
V <sub>T+</sub>		1.1 V	0.53	0.9	0.53	0.9	
Positive-going		1.4 V	0.74	1.11	0.74	1.11	V
input threshold		1.65 V	0.91	1.29	0.91	1.29	v
voltage		2.3 V	1.37	1.77	1.37	1.77	
		3 V	1.88	2.29	1.88	2.29	
		0.8 V	0.1	0.6	0.1	0.6	
V		1.1 V	0.26	0.65	0.26	0.65	
V <sub>T-</sub> Negative-going		1.4 V	0.39	0.75	0.39	0.75	V
input threshold		1.65 V	0.47	0.84	0.47	0.84	v
voltage		2.3 V	0.69	1.04	0.69	1.04	
		3 V	0.88	1.24	0.88	1.24	
		0.8 V	0.07	0.5	0.07	0.5	
		1.1 V	0.08	0.46	0.08	0.46	
ΔV <sub>T</sub>		1.4 V	0.18	0.56	0.18	0.56	
Hysteresis (V <sub>T+</sub> – V <sub>T</sub> )		1.65 V	0.27	0.66	0.27	0.66	V
(•]+ •]-/		2.3 V	0.53	0.92	0.53	0.92	
		3 V	0.79	1.31	0.79	1.31	
	I <sub>OH</sub> = –20 μA	0.8 V to 3.6 V	V <sub>CC</sub> – 0.1		V <sub>CC</sub> – 0.1		
	I <sub>OH</sub> = -1.1 mA	1.1 V	0.75 × V <sub>CC</sub>		0.7 × V <sub>CC</sub>		
	I <sub>OH</sub> = -1.7 mA	1.4 V	1.11		1.03		
V <sub>OH</sub>	I <sub>OH</sub> = -1.9 mA	1.65 V	1.32		1.3		V
	I <sub>OH</sub> = -2.3 mA		2.05		1.97		-
	I <sub>OH</sub> = -3.1 mA	2.3 V	1.9		1.85		
	I <sub>OH</sub> = -2.7 mA	- 1 <i>1</i>	2.72		2.67		
	I <sub>OH</sub> = -4 mA	3 V	2.6		2.55		
	I <sub>OL</sub> = 20 μA	0.8 V to 3.6 V		0.1		0.1	
	I <sub>OL</sub> = 1.1 mA	1.1 V		$0.3 \times V_{CC}$		$0.3 \times V_{CC}$	
	I <sub>OL</sub> = 1.7 mA	1.4 V		0.31		0.37	
	I <sub>OL</sub> = 1.9 mA	1.65 V		0.31		0.35	.,
V <sub>OL</sub>	I <sub>OL</sub> = 2.3 mA			0.31		0.33	V
	I <sub>OL</sub> = 3.1 mA	2.3 V		0.44		0.45	
	I <sub>OL</sub> = 2.7 mA	• • •		0.31		0.33	
	$I_{OL} = 4 \text{ mA}$	3 V		0.44		0.45	
II All inputs	$V_1 = GND$ to 3.6 V	0 V to 3.6 V		0.1		0.5	μA
I <sub>off</sub>	$V_1$ or $V_0 = 0$ V to 3.6 V	0 V		0.2		0.6	μA
Δl <sub>off</sub>	$V_1 \text{ or } V_0 = 0 \text{ V to } 3.6 \text{ V}$	0 V to 0.2 V		0.2		0.6	μA
I <sub>CC</sub>	$V_1 = GND \text{ or } (V_{CC} \text{ to } 3.6 \text{ V}),$ $I_0 = 0$	0.8 V to 3.6 V		0.5		0.9	μA
ΔI <sub>CC</sub>	$V_{I} = V_{CC} - 0.6 V^{(1)},$ $I_{O} = 0$	3.3 V		40		50	μA
C <sub>i</sub>	$V_{I} = V_{CC}$ or GND	0 V		1.5			pF
0		3.6 V		1.5			
Co	V <sub>O</sub> = GND	0 V		3			pF

(1) One input at  $V_{CC}$  – 0.6 V, other inputs at  $V_{CC}$  or GND.

Copyright © 2003–2010, Texas Instruments Incorporated

#### SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, C<sub>L</sub> = 5 pF (unless otherwise noted) (see Figure 10 and Figure 11)

PARAMETER	FROM	то	V	T,	<sub>4</sub> = 25°С	;	T <sub>A</sub> = −40°C t	o 85°C	UNIT
PARAMETER	(INPUT)	(OUTPUT)	V <sub>cc</sub>	MIN	TYP	MAX	MIN	MAX	UNIT
			0.8 V		23.1				
			1.2 V ± 0.1 V	3.1	9.1	13.9	2.6	17.6	
		v	1.5 V ± 0.1 V	2.1	6.4	9.4	1.6	11.4	~~
t <sub>pd</sub>	A, B, or C	ř	1.8 V ± 0.15 V	1.6	5.1	7.5	1.1	9.2	ns
			2.5 V ± 0.2 V	1.1	3.6	5.7	0.6	6.8	
			3.3 V ± 0.3 V	1	2.8	4.7	0.5	5.6	

### SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range,  $C_L = 10 \text{ pF}$  (unless otherwise noted) (see Figure 10 and Figure 11)

PARAMETER	FROM	то	М	T,	<sub>4</sub> = 25°С	;	T <sub>A</sub> = −40°C t	o 85°C	UNIT
PARAMETER	(INPUT)	(OUTPUT)	V <sub>cc</sub>	MIN	TYP	MAX	MIN	MAX	UNIT
			0.8 V		26.2				
			1.2 V ± 0.1 V	5.2	10.4	15.4	4.7	19.2	
		V	1.5 V ± 0.1 V	4	7.4	10.7	3.5	12.7	~~
t <sub>pd</sub>	A, B, or C	ř	1.8 V ± 0.15 V	3.1	6	8.6	2.6	10.5	ns
			$2.5 \text{ V} \pm 0.2 \text{ V}$	2.7	4.3	6.5	2.2	7.8	
			$3.3 \text{ V} \pm 0.3 \text{ V}$	2.5	3.4	5.4	2	6.4	

### SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range,  $C_L = 15 \text{ pF}$  (unless otherwise noted) (see Figure 10 and Figure 11)

PARAMETER	FROM	то	М	T,	₄ = 25°C	;	T <sub>A</sub> = −40°C t	o 85°C	UNIT
PARAMETER	(INPUT)	(OUTPUT)	V <sub>cc</sub>	MIN	TYP	MAX	MIN	MAX	UNIT
			0.8 V		28.9				
			1.2 V ± 0.1 V	4.1	11.5	16.8	3.6	21.3	
		V	1.5 V ± 0.1 V	3	8.3	11.8	2.5	14.1	20
t <sub>pd</sub>	A, B, or C	ř	1.8 V ± 0.15 V	2.3	6.7	9.5	1.8	11.6	ns
			2.5 V ± 0.2 V	1.7	4.8	7.2	1.2	8.6	
			3.3 V ± 0.3 V	1.4	3.9	6	0.9	7.1	

### SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range,  $C_L = 30 \text{ pF}$  (unless otherwise noted) (see Figure 10 and Figure 11)

DADAMETED	FROM	то	N/	T,	<sub>4</sub> = 25°С	;	T <sub>A</sub> = −40°C t	o 85°C	
PARAMETER	(INPUT)	(OUTPUT)	V <sub>cc</sub>	MIN	TYP	MAX	MIN	MAX	UNIT
			0.8 V		36.7				
			1.2 V ± 0.1 V	5.5	14.6	21.4	5	26.7	
+	A, B, or C	V	1.5 V ± 0.1 V	4.1	10.5	14.8	3.6	17.7	
t <sub>pd</sub>	A, B, OFC	Т	1.8 V ± 0.15 V	3.3	8.6	11.8	2.8	14.5	ns
			2.5 V ± 0.2 V	2.5	6.3	8.8	2	10.6	
			$3.3 \text{ V} \pm 0.3 \text{ V}$	2.1	5.1	7.3	1.6	8.8	



www.ti.com

#### SCES505J-NOVEMBER 2003-REVISED MAY 2010


#### **OPERATING CHARACTERISTICS**

 $T_A = 25^{\circ}C$ 

	PARAMETER	TEST CONDITIONS	V <sub>cc</sub>	TYP	UNIT
			0.8 V	4	
			1.2 V ± 0.1 V	4	
<u> </u>	Dower dissinction conscitutes	f = 10 MHz	1.5 V ± 0.1 V	4	~ <b>F</b>
C <sub>pd</sub>	Power dissipation capacitance		1.8 V ± 0.15 V	4	pF
			2.5 V ± 0.2 V	4.4	
			$3.3 \text{ V} \pm 0.3 \text{ V}$	4.8	




#### PARAMETER MEASUREMENT INFORMATION (Propagation Delays, Setup and Hold Times, and Pulse Duration)



#### $V_{CC} = 1.5 V$ $V_{CC} = 2.5 V$ $V_{CC} = 3.3 V$ V<sub>CC</sub> = 1.2 V V<sub>CC</sub> = 1.8 V $V_{CC} = 0.8 V$ ± 0.1 V ± 0.1 V ± 0.15 V ± 0.2 V $\pm$ 0.3 V $C_L$ 5, 10, 15, 30 pF VM V<sub>CC</sub>/2 $V_{CC}/2$ V<sub>CC</sub>/2 $V_{CC}/2$ V<sub>CC</sub>/2 $V_{CC}/2$ VI V<sub>CC</sub> $v_{cc}$ $v_{cc}$ $v_{cc}$ $V_{CC}$ $V_{CC}$

LOAD CIRCUIT



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>Q</sub> = 50  $\Omega$ , slew rate  $\geq$  1 V/ns.
- C. The outputs are measured one at a time, with one transition per measurement.
- D.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
- E. All parameters and waveforms are not applicable to all devices.

#### Figure 10. Load Circuit and Voltage Waveforms

10 Submit Documentation Feedback






www.ti.com

SCES505J-NOVEMBER 2003-REVISED MAY 2010


#### PARAMETER MEASUREMENT INFORMATION (Enable and Disable Times)



S1
$2 \times V_{CC}$ GND

LOAD CIRCUIT

	V <sub>CC</sub> = 0.8 V	V <sub>CC</sub> = 1.2 V ± 0.1 V	V <sub>CC</sub> = 1.5 V ± 0.1 V	V <sub>CC</sub> = 1.8 V ± 0.15 V	$V_{CC}$ = 2.5 V $\pm$ 0.2 V	V <sub>CC</sub> = 3.3 V ± 0.3 V
CL	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF
VM	V <sub>CC</sub> /2	V <sub>CC</sub> /2	V <sub>CC</sub> /2	V <sub>CC</sub> /2	V <sub>CC</sub> /2	V <sub>CC</sub> /2
VI	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>	V <sub>CC</sub>
$V_{\Delta}$	0.1 V	0.1 V	0.1 V	0.15 V	0.15 V	0.3 V



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz, Z<sub>O</sub> = 50  $\Omega$ , slew rate  $\geq$  1 V/ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
- G. All parameters and waveforms are not applicable to all devices.

### Figure 11. Load Circuit and Voltage Waveforms



10-Jun-2014

# **PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN74AUP1G97DBVR	ACTIVE	SOT-23	DBV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(H97F ~ H97R)	Samples
SN74AUP1G97DBVT	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	H97R	Samples
SN74AUP1G97DBVTG4	ACTIVE	SOT-23	DBV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	H97R	Samples
SN74AUP1G97DCKR	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(HP5 ~ HPF ~ HPR)	Samples
SN74AUP1G97DCKRE4	ACTIVE	SC70	DCK	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(HP5 ~ HPF ~ HPR)	Samples
SN74AUP1G97DCKT	ACTIVE	SC70	DCK	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(HP5 ~ HPR)	Samples
SN74AUP1G97DCKTG4	ACTIVE	SC70	DCK	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(HP5 ~ HPR)	Samples
SN74AUP1G97DRLR	ACTIVE	SOT	DRL	6	4000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(HP7 ~ HPR)	Samples
SN74AUP1G97DRLRG4	ACTIVE	SOT	DRL	6	4000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	(HP7 ~ HPR)	Samples
SN74AUP1G97DRYR	ACTIVE	SON	DRY	6	5000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HP	Samples
SN74AUP1G97DSFR	ACTIVE	SON	DSF	6	5000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	HP	Samples
SN74AUP1G97YFPR	ACTIVE	DSBGA	YFP	6	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM		(HP2 ~ HP7 ~ HPN)	Samples
SN74AUP1G97YZPR	ACTIVE	DSBGA	YZP	6	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	(HP2 ~ HP7 ~ HPN)	Samples

<sup>(1)</sup> The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.



# PACKAGE OPTION ADDENDUM

10-Jun-2014

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(<sup>5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

### TAPE AND REEL INFORMATION





### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AUP1G97DBVR	SOT-23	DBV	6	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
SN74AUP1G97DBVT	SOT-23	DBV	6	250	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
SN74AUP1G97DCKR	SC70	DCK	6	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
SN74AUP1G97DCKR	SC70	DCK	6	3000	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74AUP1G97DCKT	SC70	DCK	6	250	178.0	9.2	2.4	2.4	1.22	4.0	8.0	Q3
SN74AUP1G97DRLR	SOT	DRL	6	4000	180.0	8.4	1.98	1.78	0.69	4.0	8.0	Q3
SN74AUP1G97DRLR	SOT	DRL	6	4000	180.0	9.5	1.78	1.78	0.69	4.0	8.0	Q3
SN74AUP1G97DRYR	SON	DRY	6	5000	180.0	9.5	1.15	1.6	0.75	4.0	8.0	Q1
SN74AUP1G97DSFR	SON	DSF	6	5000	180.0	9.5	1.16	1.16	0.5	4.0	8.0	Q2
SN74AUP1G97YFPR	DSBGA	YFP	6	3000	178.0	9.2	0.89	1.29	0.62	4.0	8.0	Q1
SN74AUP1G97YZPR	DSBGA	YZP	6	3000	178.0	9.2	1.02	1.52	0.63	4.0	8.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

9-Apr-2014



*All dimensions are nominal								
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
SN74AUP1G97DBVR	SOT-23	DBV	6	3000	180.0	180.0	18.0	
SN74AUP1G97DBVT	SOT-23	DBV	6	250	202.0	201.0	28.0	
SN74AUP1G97DCKR	SC70	DCK	6	3000	180.0	180.0	18.0	
SN74AUP1G97DCKR	SC70	DCK	6	3000	180.0	180.0	18.0	
SN74AUP1G97DCKT	SC70	DCK	6	250	180.0	180.0	18.0	
SN74AUP1G97DRLR	SOT	DRL	6	4000	202.0	201.0	28.0	
SN74AUP1G97DRLR	SOT	DRL	6	4000	184.0	184.0	19.0	
SN74AUP1G97DRYR	SON	DRY	6	5000	184.0	184.0	19.0	
SN74AUP1G97DSFR	SON	DSF	6	5000	184.0	184.0	19.0	
SN74AUP1G97YFPR	DSBGA	YFP	6	3000	220.0	220.0	35.0	
SN74AUP1G97YZPR	DSBGA	YZP	6	3000	220.0	220.0	35.0	

DBV (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES:
  - A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
  - D. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
  - E Falls within JEDEC MO-178 Variation AB, except minimum lead width.



## LAND PATTERN DATA



NOTES:

- A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



DCK (R-PDSO-G6)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES: A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
  - D. Falls within JEDEC MO-203 variation AB.



# LAND PATTERN DATA



NOTES:

- A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



DRL (R-PDSO-N6)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994. B. This drawing is subject to change without notice.


🖄 Body dimensions do not include mold flash, interlead flash, protrusions, or gate burrs. Mold flash, interlead flash, protrusions, or gate burrs shall not exceed 0,15 per end or side.

D. JEDEC package registration is pending.



DRL (R-PDSO-N6)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
- E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
- F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- G. Side aperture dimensions over-print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.



# **MECHANICAL DATA**



- C. SON (Small Outline No-Lead) package configuration.
- $\Delta$  The exposed lead frame feature on side of package may or may not be present due to alternative lead frame designs.
- E. This package complies to JEDEC MO-287 variation UFAD.
- 🖄 See the additional figure in the Product Data Sheet for details regarding the pin 1 identifier shape.



DRY (R-PUSON-N6)

PLASTIC SMALL OUTLINE NO-LEAD



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
- E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
- F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- G. Side aperture dimensions over-print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.

TEXAS INSTRUMENTS www.ti.com

# MECHANICAL DATA

### PLASTIC SMALL OUTLINE NO-LEAD



NOTES:

DSF (S-PX2SON-N6)

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing Per ASME Y14.5M.
  This drawing is subject to change without notice.
  Reference JEDEC registration MO-287, variation X2AAF.






NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads. If 2 mil solder mask is outside PCB vendor capability, it is advised to omit solder mask.
- E. Maximum stencil thickness 0,1016 mm (4 mils). All linear dimensions are in millimeters.
- F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- G. Suggest stencils cut with lasers such as Fiber Laser that produce the greatest positional accuracy.
- H. Component placement force should be minimized to prevent excessive paste block deformation.



YZP (R-XBGA-N6)

DIE-SIZE BALL GRID ARRAY




- Α.
- B. This drawing is subject to change without notice.
- C. NanoFree™ package configuration.

NanoFree is a trademark of Texas Instruments.



YFP (R-XBGA-N6)

DIE-SIZE BALL GRID ARRAY



B. This drawing is subject to change without notice.

C. NanoFree™ package configuration.

NanoFree is a trademark of Texas Instruments



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated