

SCES644C – MARCH 2006–REVISED MARCH 2010


LOW-POWER SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET

Check for Samples: SN74AUP1G74

FEATURES

- Available in the Texas Instruments NanoStar™ Package
- Low Static-Power Consumption: I_{CC} = 0.9 μ A Max
- Low Dynamic-Power Consumption: C_{pd} = 5.5 pF Typ at 3.3 V
- Low Input Capacitance: C_i = 1.5 pF Typ
- Low Noise Overshoot and Undershoot <10% of V_{CC}
- I_{off} Supports Partial-Power-Down Mode Operation
- Schmitt-Trigger Action Allows Slow Input Transition and Better Switching Noise Immunity at the Input (V_{hvs} = 250 mV Typ at 3.3 V)

- Wide Operating V_{CC} Range of 0.8 V to 3.6 V
- Optimized for 3.3-V Operation
- 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
- t_{pd} = 5 ns Max at 3.3 V
- Suitable for Point-to-Point Applications
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Performance Tested Per JESD 22
 - 2000-V Human-Body Model (A114-B, Class II)
 - 1000-V Charged-Device Model (C101)



See mechanical drawings for dimensions.

DESCRIPTION/ORDERING INFORMATION

The AUP family is TI's premier solution to the industry's low-power needs in battery-powered portable applications. This family ensures a very low static- and dynamic-power consumption across the entire V_{CC} range of 0.8 V to 3.6 V, resulting in increased battery life (see Figure 1). This product also maintains excellent signal integrity (see the very low undershoot and overshoot characteristics shown in Figure 2).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SN74AUP1G74



www.ti.com

SCES644C - MARCH 2006 - REVISED MARCH 2010




Figure 1. AUP - The Lowest-Power Family

Figure 2. Excellent Signal Integrity

This single positive-edge-triggered D-type flip-flop is designed for 0.8-V to 3.6-V V_{CC} operation.

A low level at the preset (PRE) or clear (CLR) input sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the data (D) input meeting the setup time requirements is transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not related directly to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs. To better optimize the flip-flop for higher frequencies, the CLR input overrides the PRE input when they are both low.

NanoStar[™] package technology is a major breakthrough in IC packaging concepts, using the die as the package.

This device is fully specified for partial-power-down applications using I_{off}. The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

T _A	PACKAGE ⁽²⁾		ORDERABLE PART NUMBER	TOP-SIDE MARKING ⁽³⁾
	NanoStar™ – WCSP (DSBGA) 0.23-mm Large Bump – YFP	Reel of 3000	SN74AUP1G74YFPR	HS_
	NanoStar™ – WCSP (DSBGA) 0.23-mm Large Bump – YZP (Pb-free)	Reel of 3000	SN74AUP1G74YZPR	HS_
–40°C to 85°C	SSOP – DCT	Reel of 3000	SN74AUP1G74DCTR	H74
	VSSOP – DCU	Reel of 3000	SN74AUP1G74DCUR	H74_
	uQFN – DQE	Reel of 5000	SN74AUP1G74DQER	HS
	QFN – RSE	Reel of 5000	SN74AUP1G74RSER	HS

ORDERING INFORMATION⁽¹⁾

For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.

(3) DCT: The actual top-side marking has three additional characters that designate the year, month, and wafer fab/assembly site. DCU: The actual top-side marking has one additional character that designates the wafer fab/assembly site. YFP/YZP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following

character to designate the wafer fab/assembly site. Pin 1 identifier indicates solder-bump composition (1 = SnPb, • = Pb-free).

			NIADLL		
	INP	OUT	PUTS		
PRE	CLR	CLK	D	Q	Q
L	Н	Х	Х	Н	L
Х	L	Х	Х	L	Н
н	н	↑	н	н	L
н	н	↑	L	L	Н
н	Н	L	Х	Q ₀	\overline{Q}_0

FUNCTION TABLE



LOGIC DIAGRAM (POSITIVE LOGIC) С ► C <u>3</u> Q ΤG С С С C ΤG ΤG TG С С C

PRE Pin numbers shown are for the DCT, DCU, and DQE packages

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	4.6	V
VI	Input voltage range ⁽²⁾	ge range $^{(2)}$ ige applied to any output in the high-impedance or power-off state $^{(2)}$ age range in the high or low state $^{(2)}$ o current $V_1 < 0$ inp current $V_0 < 0$ i output current current through V_{CC} or GND DCT package DCU package		4.6	V
Vo	Voltage range applied to any output in the hi	igh-impedance or power-off state ⁽²⁾	-0.5	4.6	V
Vo	Output voltage range in the high or low state	<u>;</u> (2)	-0.5	V _{CC} + 0.5	V
I _{IK}	Input clamp current	V ₁ < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
I _O	Continuous output current			±20	
	Continuous current through V _{CC} or GND			±50	mA
		DCT package		220	
		DCU package		227	
θ_{JA}	Package thermal impedance ⁽³⁾	DQE package		261	°C/W
		RSE package		253	
		YFP/YZP package		102	
T _{stg}	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The package thermal impedance is calculated in accordance with JESD 51-7.



RECOMMENDED OPERATING CONDITIONS⁽¹⁾

			MIN	MAX	UNIT									
V _{CC}	Supply voltage		0.8	3.6	V									
		V _{CC} = 0.8 V	V _{CC}											
V	Llich lovel input voltage	$V_{CC} = 1.1 \text{ V to } 1.95 \text{ V}$	$0.65 \times V_{CC}$		V									
VIH	High-level input voltage	V_{CC} = 2.3 V to 2.7 V	1.6		v									
		V_{CC} = 3 V to 3.6 V	2											
		$V_{CC} = 0.8 V$		0										
V		$V_{CC} = 1.1 \text{ V to } 1.95 \text{ V}$		$0.35 \times V_{CC}$	V									
VIL	Low-level input voltage	V_{CC} = 2.3 V to 2.7 V		0.7	v									
		$V_{CC} = 3 V \text{ to } 3.6 V$		0.9										
VI	Input voltage		0	3.6	V									
Vo	Output voltage		0	V _{CC}	V									
		$V_{CC} = 0.8 V$		-20	μA									
	High-level output current	$V_{CC} = 1.1 V$		-1.1										
		High lovel output ourrent	Lieb level even evenent			Lligh lovel output ourrest	High lovel output ourrent	High level output ourrent	Ligh lovel output outpot	Ligh lovel output ourrept		$V_{CC} = 1.4 V$		-1.7
I _{OH}	High-level output current	V _{CC} = 1.65		-1.9	mA									
		$V_{CC} = 2.3 V$		-3.1										
		$V_{CC} = 3 V$		-4										
		$V_{CC} = 0.8 V$		20	μA									
		V _{CC} = 1.1 V		1.1										
		$V_{CC} = 1.4 V$		1.7										
I _{OL}	Low-level output current	V _{CC} = 1.65 V		1.9	mA									
		$V_{CC} = 2.3 V$		3.1										
		$V_{CC} = 3 V$		4										
Δt/Δv	Input transition rise or fall rate	V_{CC} = 0.8 V to 3.6 V		200	ns/V									
T _A	Operating free-air temperature		-40	85	°C									

(1) All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. See the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

Copyright © 2006–2010, Texas Instruments Incorporated



SCES644C - MARCH 2006 - REVISED MARCH 2010

www.ti.com

ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

DADAMETER	TEST CONDITIONS	v	T _A	= 25°C	T _A = -40°C to 85°	С
PARAMETER	TEST CONDITIONS	V _{cc}	MIN	TYP MAX	MIN M	
	I _{OH} = -20 μA	0.8 V to 3.6 V	V _{CC} – 0.1		V _{CC} – 0.1	
	I _{OH} = -1.1 mA	1.1 V	0.75 × V _{CC}		$0.7 \times V_{CC}$	
	I _{OH} = -1.7 mA	1.4 V	1.11		1.03	
N/	I _{OH} = -1.9 mA	1.65 V	1.32		1.3	v
V _{OH}	I _{OH} = -2.3 mA	2.3 V	2.05		1.97	v
	I _{OH} = -3.1 mA	2.3 V	1.9		1.85	
	I _{OH} = -2.7 mA	- 3 V	2.72		2.67	
	$I_{OH} = -4 \text{ mA}$	3 V	2.6		2.55	
	I _{OL} = 20 μA	0.8 V to 3.6 V		0.1		0.1
	I _{OL} = 1.1 mA	1.1 V		$0.3 \times V_{CC}$	0.3 × \	′cc
	I _{OL} = 1.7 mA	1.4 V		0.31	0	.37
N/	I _{OL} = 1.9 mA	1.65 V		0.31	0	.35 V
V _{OL}	I _{OL} = 2.3 mA	2.3 V		0.31	0	.33 V
	I _{OL} = 3.1 mA	2.3 V		0.44	0	.45
	I _{OL} = 2.7 mA	- 3 V		0.31	0	.33
	$I_{OL} = 4 \text{ mA}$	- 3V		0.44	0	.45
I _I A or B input	$V_I = GND$ to 3.6 V	0 V to 3.6 V		0.1		0.5 μΑ
off	$V_{I} \text{ or } V_{O} = 0 \text{ V to } 3.6 \text{ V}$	0 V		0.2		0.6 μΑ
ΔI _{off}	V_{I} or $V_{O} = 0$ V to 3.6 V	0 V to 0.2 V		0.2		0.6 μA
lcc	$V_I = GND \text{ or } (V_{CC} \text{ to } 3.6 \text{ V}),$ $I_O = 0$	0.8 V to 3.6 V		0.5		0.9 μΑ
ΔI _{CC}	$V_{I} = V_{CC} - 0.6 V^{(1)}, I_{O} = 0$	3.3 V		40		50 μΑ
		0 V		1.5		
Ci	$V_{I} = V_{CC}$ or GND	3.6 V		1.5		pF
C _o	V _O = GND	0 V		3		pF

(1) One input at V_{CC} – 0.6 V, other input at V_{CC} or GND

SCES644C - MARCH 2006 - REVISED MARCH 2010

TIMING REQUIREMENTS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 3)

	PARAME	TER	V _{cc}	T _A = 25°C	T _A = -40 85°0)°C to C	UNI
				ТҮР	MIN	MAX	
			0.8 V	21			
			1.2 V ± 0.1 V			40	
			1.5 V ± 0.1 V			50	
clock	Clock frequency		1.8 V ± 0.15 V			60	MHz
			2.5 V ± 0.2 V			90	
			3.3 V ± 0.3 V			90	
			0.8 V	3.5			
			1.2 V ± 0.1 V		2		
		OLK high an low	1.5 V ± 0.1 V		2		
		CLK high or low	1.8 V ± 0.15 V		2		
			2.5 V ± 0.2 V		2		
	Dula a durati		3.3 V ± 0.3 V		2		
v	Pulse duration		0.8 V	4.5			ns
			1.2 V ± 0.1 V		2		
			1.5 V ± 0.1 V		2		
		PRE or CLR low	1.8 V ± 0.15 V		2		
			2.5 V ± 0.2 V		2		
			3.3 V ± 0.3 V		2		
		0.8 V	3				
			1.2 V ± 0.1 V		1.3		
			1.5 V ± 0.1 V		1		
		Data high	1.8 V ± 0.15 V		1		
			2.5 V ± 0.2 V		0.5		
			3.3 V ± 0.3 V		0.5		
			0.8 V	1			
			1.2 V ± 0.1 V		1.2		
	• • • • • • • • • • • • • • • • • • •		1.5 V ± 0.1 V		1		
u	Setup time before CLK↑	Data low	1.8 V ± 0.15 V		1		ns
			2.5 V ± 0.2 V		1		
			3.3 V ± 0.3 V		1		
			0.8 V	1			
			1.2 V ± 0.1 V		0.5		
			1.5 V ± 0.1 V		0.5		
		PRE or CLR inactive	1.8 V ± 0.15 V		0.5		
			2.5 V ± 0.2 V		0.5		
		3.3 V ± 0.3 V		0.5			
			0.8 V	0			
			1.2 V ± 0.1 V		0		
			$1.5 V \pm 0.1 V$		0		
	Hold time, data after CLK↑		1.8 V ± 0.15 V		0		ns
			$2.5 V \pm 0.2 V$		0		
			$3.3 V \pm 0.3 V$		0		



SCES644C - MARCH 2006 - REVISED MARCH 2010

www.ti.com

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, $C_L = 5 \text{ pF}$ (unless otherwise noted) (see Figure 3 and Figure 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{cc}	т,	ק = 25°C			T _A = −40°C to 85°C	
	(INPUT)	(001201)		MIN	TYP	MAX	MIN	MAX	
			0.8 V		60				
			1.2 V ± 0.1 V		80		60		
4			1.5 V ± 0.1 V		125		90		MHz
f _{max}			1.8 V ± 0.15 V		150		120		
			2.5 V ± 0.2 V		180		160		
			3.3 V ± 0.3 V		190		180		
			0.8 V		31				
			1.2 V ± 0.1 V	2	10	20	2.7	20.4	
		Q	1.5 V ± 0.1 V	2	6	12	1.9	12.4	
			1.8 V ± 0.15 V	2	5	9	1.4	9.5	
			2.5 V ± 0.2 V	2	3	6	1.1	6.2	
			3.3 V ± 0.3 V	2	3	4	1	4.7	
	CLK	-	0.8 V		28				
			1.2 V ± 0.1 V	2	9	19	2.4	19	-
			1.5 V ± 0.1 V	2	6	11	1.6	11.8	
t _{pd}		Q	1.8 V ± 0.15 V	2	5	9	1.3	9	ns
			2.5 V ± 0.2 V	2	3	6	1.1	6	
			3.3 V ± 0.3 V	2	3	4	1	4.6	
			0.8 V		26				
			1.2 V ± 0.1 V	2	9	20	2	20	
			1.5 V ± 0.1 V	2	6	12	1.5	13	
	PRE or CLR	Q or Q	1.8 V ± 0.15 V	2	5	9	1.3	10	
		2.5 V ± 0.2 V	2	3	6	1	7		
			3.3 V ± 0.3 V	2	3	5	1	5	



SCES644C - MARCH 2006 - REVISED MARCH 2010

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, $C_L = 10 \text{ pF}$ (unless otherwise noted) (see Figure 3 and Figure 4)

PARAMETER	FROM	TO	V _{cc}	т,	₄ = 25°C		T _A = −40°C to 85°C		UNI
	(INPUT)	(OUTPUT)		MIN	TYP	MAX	MIN	MAX	
			0.8 V		46				
			1.2 V ± 0.1 V		65		50		
£			1.5 V ± 0.1 V		95		55		
f _{max}			1.8 V ± 0.15 V		110		60		MH
	2.5 V ± 0.2 V		170		130				
			3.3 V ± 0.3 V		180		160		
			0.8 V		33				
		Q	1.2 V ± 0.1 V	2	10	22	3.4	21.8	
			1.5 V ± 0.1 V	2	7	13	2.4	13.5	
			1.8 V ± 0.15 V	2	6	10	1.9	10.4	
			2.5 V ± 0.2 V	2	4	6	1.5	7	
			3.3 V ± 0.3 V	2	3	5	1.2	5.3	
	CLK		0.8 V		30				
			1.2 V ± 0.1 V	2	10	20	3	20.3	
		ā	1.5 V ± 0.1 V	2	7	12	2.2	12.8	
t _{pd}		Q	1.8 V ± 0.15 V	2	5	9	1.8	9.9	ns
			2.5 V ± 0.2 V	2	4	6	1.3	6.7	
			3.3 V ± 0.3 V	2	3	5	1.1	5.2	
			0.8 V		29				
			1.2 V ± 0.1 V	2	10	21	2	21.4	
			1.5 V ± 0.1 V	2	7	13	2	13.8	
	PRE or CLR	Q or Q	1.8 V ± 0.15 V	2	5	10	2	10.8	
			2.5 V ± 0.2 V	2	4	7	1.5	7.4	-
			3.3 V ± 0.3 V	2	3	5	1.5	5.8	

Copyright © 2006–2010, Texas Instruments Incorporated



SCES644C - MARCH 2006 - REVISED MARCH 2010

www.ti.com

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, $C_L = 15 \text{ pF}$ (unless otherwise noted) (see Figure 3 and Figure 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{cc}	Т	₄ = 25°C		T _A = −40°C to 85°C		UNIT
	(INPUT)	(001901)		MIN	TYP	МАХ	MIN	MAX	
			0.8 V		41				
			1.2 V ± 0.1 V		75		50		
4			1.5 V ± 0.1 V		95		55		N 41 1
f _{max}			1.8 V ± 0.15 V		100		60		MH
			2.5 V ± 0.2 V		150		130		
			3.3 V ± 0.3 V		200		160		
			0.8 V		35				
			1.2 V ± 0.1 V	2	12	23.1	4.1	23.2	
			1.5 V ± 0.1 V	2	8	14.1	2.9	14.6	
		Q	1.8 V ± 0.15 V	2	6	10.7	2.4	11.3	
			2.5 V ± 0.2 V	2	4	7	1.9	7.6	
			3.3 V ± 0.3 V	2	4	5.4	1.6	5.9	
	CLK		0.8 V		32				
			1.2 V ± 0.1 V	2	11	21.8	3.7	21.8	
		_	1.5 V ± 0.1 V	2	7	13.5	2.6	14	
t _{pd}		Q	1.8 V ± 0.15 V	2	6	10.4	2.2	10.9	ns
			2.5 V ± 0.2 V	2	4	7.1	1.7	7.5	
			3.3 V ± 0.3 V	2	3	5.4	1.4	5.8	
			0.8 V		31				
			1.2 V ± 0.1 V	2	11	23	2	22.9	
			1.5 V ± 0.1 V	2	7	14	2	14.9	
	PRE or CLR	Q or Q	1.8 V ± 0.15 V	2	6	11	2	11.7	
			2.5 V ± 0.2 V	2	4	7	2	8.1	
			3.3 V ± 0.3 V	2	4	6	1.5	6.4	



SCES644C - MARCH 2006 - REVISED MARCH 2010

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range, C_L = 30 pF (unless otherwise noted) (see Figure 3 and Figure 4)

PARAMETER	FROM	TO	V _{cc}	Т,	⊆ 25°C		T _A = −40°C to 85°C		UNIT
	(INPUT)	(OUTPUT)		MIN	TYP	MAX	MIN	MAX	
			0.8 V		21				
			1.2 V ± 0.1 V		50		40		
4			1.5 V ± 0.1 V		60		50		
f _{max}			1.8 V ± 0.15 V		75		70		MH
			2.5 V ± 0.2 V		100		90		
			3.3 V ± 0.3 V		100		90		
			0.8 V		32				
		Q	1.2 V ± 0.1 V	3	14	27	5.9	27	
			1.5 V ± 0.1 V	3	10	17	4.4	17.2	
			1.8 V ± 0.15 V	3	8	13	3.6	13.4	
			2.5 V ± 0.2 V	3	6	9	3	9.2	
	<u>CLK</u>		3.3 V ± 0.3 V	3	5	7	2.6	7.2	
	CLK	-	0.8 V		40				
			1.2 V ± 0.1 V	3	13	26	5.5	25.9	
		ā	1.5 V ± 0.1 V	3	9	16	4.1	16.8	
t _{pd}		Q	1.8 V ± 0.15 V	3	7	13	3.5	13.2	ns
			2.5 V ± 0.2 V	3	5	9	2.7	9.2	
			3.3 V ± 0.3 V	3	5	7	2.4	7.2	
			0.8 V		38				
			1.2 V ± 0.1 V	3	13	26	3	27	I
	PRE or CLR	0	1.5 V ± 0.1 V	3	9	17	3	17.4	
	PRE of CLR	Q or Q	1.8 V ± 0.15 V	3	8	13	3	14	
		2.5 V ± 0.2 V	3	6	9	3	10		
			3.3 V ± 0.3 V	3	5	7	2.5	8	

OPERATING CHARACTERISTICS


 $T_A = 25^{\circ}C$

	PARAMETER	TEST CONDITIONS	V _{cc}	TYP	UNIT
			0.8 V	5.5	
			1.2 V ± 0.1 V	5.5	
<u> </u>	Dower dissipation consultance	f = 10 MHz	1.5 V ± 0.1 V	5.5	- 5
C _{pd}	Power dissipation capacitance		1.8 V ± 0.15 V	5.5	pF
			2.5 V ± 0.2 V	5.5	
			3.3 V ± 0.3 V	5.5	




SCES644C - MARCH 2006 - REVISED MARCH 2010

PARAMETER MEASUREMENT INFORMATION (Propagation Delays, Setup and Hold Times, and Pulse Width)



	V _{CC} = 0.8 V	V _{CC} = 1.2 V ± 0.1 V	V _{CC} = 1.5 V ± 0.1 V	V _{CC} = 1.8 V ± 0.15 V	V_{CC} = 2.5 V \pm 0.2 V	$V_{CC} = 3.3 \text{ V}$ $\pm 0.3 \text{ V}$
CL	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF
V _M	V _{CC} /2	V _{CC} /2	V _{CC} /2	V _{CC} /2	V _{CC} /2	V _{CC} /2
VI	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}

LOAD CIRCUIT




NOTES: A. C_L includes probe and jig capacitance.


- B. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r/t_f = 3 ns.
- C. The outputs are measured one at a time, with one transition per measurement.
- D. t_{PLH} and t_{PHL} are the same as t_{pd} .
- E. All parameters and waveforms are not applicable to all devices.

Figure 3. Load Circuit and Voltage Waveforms





	V _{CC} = 0.8 V	V _{CC} = 1.2 V ± 0.1 V	V _{CC} = 1.5 V ± 0.1 V	V _{CC} = 1.8 V ± 0.15 V	V_{CC} = 2.5 V \pm 0.2 V	V _{CC} = 3.3 V ± 0.3 V
CL	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF	5, 10, 15, 30 pF
V _M	V _{CC} /2	V _{CC} /2	V _{CC} /2	V _{CC} /2	V _{CC} /2	V _{CC} /2
VI	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}	V _{CC}
VA	0.1 V	0.1 V	0.1 V	0.15 V	0.15 V	0.3 V



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 C. All input pulses are supplied by departators having the following characteristics: PRP < 10 MHz, Ze = 50.0, t (t = 3 ns)</p>
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , t_r/t_f = 3 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. All parameters and waveforms are not applicable to all devices.

Figure 4. Load Circuit and Voltage Waveforms



PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty		Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
SN74AUP1G74DCUR	(1) ACTIVE	US8	DCU	0	3000	(2) Green (RoHS	(6) CU NIPDAU	(3) Level-1-260C-UNLIM	-40 to 85	(4/5) H74R	
SINTAAUF IGT4DCUK	ACTIVE	038	DCO	0	3000	& no Sb/Br)	CONFDAO	Level-1-200C-ONLIM	-40 10 85	11/48	Samples
SN74AUP1G74DCURG4	ACTIVE	US8	DCU	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	H74R	Samples
SN74AUP1G74DQER	ACTIVE	X2SON	DQE	8	5000	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	HS	Samples
SN74AUP1G74RSER	ACTIVE	UQFN	RSE	8	5000	Green (RoHS & no Sb/Br)	CU NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	HS	Samples
SN74AUP1G74YFPR	ACTIVE	DSBGA	YFP	8	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	HSN	Samples
SN74AUP1G74YZPR	ACTIVE	DSBGA	YZP	8	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	(HS7 ~ HSN)	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



PACKAGE OPTION ADDENDUM

17-May-2014

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AUP1G74DCUR	US8	DCU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
SN74AUP1G74DQER	X2SON	DQE	8	5000	180.0	8.4	1.2	1.6	0.55	4.0	8.0	Q1
SN74AUP1G74RSER	UQFN	RSE	8	5000	180.0	8.4	1.7	1.7	0.7	4.0	8.0	Q2
SN74AUP1G74YFPR	DSBGA	YFP	8	3000	178.0	9.2	0.9	1.75	0.6	4.0	8.0	Q1
SN74AUP1G74YZPR	DSBGA	YZP	8	3000	178.0	9.2	1.02	2.02	0.63	4.0	8.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

18-Aug-2014



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AUP1G74DCUR	US8	DCU	8	3000	202.0	201.0	28.0
SN74AUP1G74DQER	X2SON	DQE	8	5000	202.0	201.0	28.0
SN74AUP1G74RSER	UQFN	RSE	8	5000	202.0	201.0	28.0
SN74AUP1G74YFPR	DSBGA	YFP	8	3000	220.0	220.0	35.0
SN74AUP1G74YZPR	DSBGA	YZP	8	3000	220.0	220.0	35.0

DCU (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE (DIE DOWN)



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.

D. Falls within JEDEC MO-187 variation CA.






- NOTES: A. All linear dimensions are in millimeters. В. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 - E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



MECHANICAL DATA




B. This drawing is subject to change without notice.
C. QFN (Quad Flatpack No-Lead) package configuration.
D. This package complies to JEDEC MO-288 variation UECD.



RSE (S-PUQFN-N8)

PLASTIC QUAD FLATPACK NO-LEAD




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication $\mathsf{IPC-7351}$ is recommended for alternate designs.
- D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
- E. Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
- F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- G. Side aperture dimensions over-print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.




MECHANICAL DATA



- B. This drawing is subject to change without notice.
 C. SON (Small Outline No-Lead) package configuration.
 D. This package complies to JEDEC M0-287 variation X2EAF.






NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads. If 2 mil solder mask is outside PCB vendor capability, it is advised to omit solder mask.
- E. Maximum stencil thickness 0,1016 mm (4 mils). All linear dimensions are in millimeters.
- F. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- G. Over-printing land for acceptable area ratio is not viable due to land width and bridging potential. Customer may further reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.
- H. Suggest stencils cut with lasers such as Fiber Laser that produce the greatest positional accuracy.
- I. Component placement force should be minimized to prevent excessive paste block deformation.



YZP (R-XBGA-N8)

DIE-SIZE BALL GRID ARRAY




- A. All linear dimensions are in millimeters. Dimension B. This drawing is subject to change without notice.
- C. NanoFree™ package configuration.

NanoFree is a trademark of Texas Instruments.



YFP (R-XBGA-N8)

DIE-SIZE BALL GRID ARRAY



B. This drawing is subject to change without notice.

C. NanoFree™ package configuration.

NanoFree is a trademark of Texas Instruments



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2014, Texas Instruments Incorporated