
SCES430A - MARCH 2003 - REVISED MARCH 2003

- Optimized for 1.8-V Operation and is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
- I_{off} Supports Partial-Power-Down Mode Operation
- Sub 1-V Operable
- Max t_{pd} of 1.7 ns at 1.8 V
- Low Power Consumption, 20-μA Max I_{CC}
- ±8-mA Output Drive at 1.8 V
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)



description/ordering information

This octal buffer/driver is operational at 0.8-V to 2.7-V V_{CC} , but is designed specifically for 1.65-V to 1.95-V V_{CC} operation.

The SN74AUC240 is designed specifically to improve the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

This device is organized as two 4-bit buffers/drivers with separate output-enable (\overline{OE}) inputs. When \overline{OE} is low, the device passes data from the A inputs to the Y outputs. When \overline{OE} is high, the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

ORDERING INFORMATION

TA	PACKAGE [†]		ORDERABLE PART NUMBER	TOP-SIDE MARKING
–40°C to 85°C	QFN – RGY Tape and reel		SN74AUC240RGYR	MS240

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



FUNCTION TABLE (each 4-bit buffer/driver)

INPU	JTS	OUTPUT
OE	Α	Y
L	Н	L
L	L	Н
Н	Χ	Z

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V _{CC}	–0.5 V to 3.6 V
Input voltage range, V _I (see Note 1)	–0.5 V to 3.6 V
Voltage range applied to any output in the high-impedance or power-off state, VO	
(see Note 1)	–0.5 V to 3.6 V
Output voltage range, V _O (see Note 1)	\dots –0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	
Output clamp current, I _{OK} (V _O < 0)	
Continuous output current, I _O	±20 mA
Continuous current through V _{CC} or GND	±100 mA
Package thermal impedance, $\hat{\theta}_{JA}$ (see Note 2)	37°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-5.



recommended operating conditions (see Note 3)

			MIN	MAX	UNIT	
VCC	Supply voltage		0.8	2.7	V	
		V _{CC} = 0.8 V	Vcc			
V_{IH}	High-level input voltage	$V_{CC} = 1.1 \text{ V to } 1.95 \text{ V}$	0.65 × V _{CC}		V	
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7			
		$V_{CC} = 0.8 \text{ V}$		0		
V_{IL}	Low-level input voltage	$V_{CC} = 1.1 \text{ V to } 1.95 \text{ V}$		$0.35 \times V_{CC}$	V	
		$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	1	
۷Į	Input voltage		0	3.6	V	
\/-	Output valtage	Active state	0	VCC	V	
۷O	Output voltage	Trput voltage 3-state		3.6	l v	
		V _{CC} = 0.8 V		-0.7		
	High-level output current	V _{CC} = 1.1 V		-3		
loH		V _{CC} = 1.4 V		- 5	mA	
		V _{CC} = 1.65 V		-8		
		V _{CC} = 2.3 V		-9		
		V _{CC} = 0.8 V		0.7		
		V _{CC} = 1.1 V		3	1	
loL	Low-level output current	V _{CC} = 1.4 V		5	mA	
		V _{CC} = 1.65 V		8		
		V _{CC} = 2.3 V		9		
Δt/Δν	Input transition rise or fall rate			20	ns/V	
TA	Operating free-air temperature		-40	85	°C	

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



SCES430A - MARCH 2003 - REVISED MARCH 2003

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

P.	ARAMETER	TEST CONDIT	TIONS	VCC	MIN	TYP [†]	MAX	UNIT	
		I _{OH} = -100 μA		0.8 V to 2.7 V	V _{CC} -0.	1			
		$I_{OH} = -0.7 \text{ mA}$		0.8 V		0.55			
\ \/ a		$I_{OH} = -3 \text{ mA}$		1.1 V	0.8			٧	
VOH		$I_{OH} = -5 \text{ mA}$		1.4 V	1			V	
		I _{OH} = -8 mA		1.65 V	1.2				
		I _{OH} = -9 mA		2.3 V	1.8				
		I _{OL} = 100 μA		0.8 V to 2.7 V			0.2		
		$I_{OL} = 0.7 \text{ mA}$		0.8 V		0.25		.	
\ _{\\ \} .		$I_{OL} = 3 \text{ mA}$		1.1 V			0.3	\ _\	
VOL		$I_{OL} = 5 \text{ mA}$		1.4 V			0.4	·	
		I _{OL} = 8 mA		1.65 V			0.45		
		I _{OL} = 9 mA		2.3 V			0.6		
Ιį	A and OE inputs	V _I = V _{CC} or GND		0 to 2.7 V			±5	μΑ	
loff		V _I or V _O = 2.7 V		0			±10	μΑ	
loz		$V_O = V_{CC}$ or GND		2.7 V			±10	μΑ	
Icc		$V_I = V_{CC}$ or GND,	I _O = 0	0.8 V to 2.7 V			20	μΑ	
Ci		V _I = V _{CC} or GND		2.5 V		2.5	3	pF	
Co		$V_O = V_{CC}$ or GND		2.5 V		5.5	6	pF	

[†] All typical values are at $T_A = 25$ °C.

switching characteristics over recommended operating free-air temperature range, C_L = 15 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 0.8 V	V _{CC} = 1.2 V ± 0.1 V						V _{CC} = 1.2 V ± 0.1 V				V _{CC} = 1.5 V ± 0.1 V						V _{CC} = 1.8 V ± 0.15 V			V _{CC} = 2.5 V ± 0.2 V		UNIT
	(INPUT)		TYP	MIN	MAX	MIN	MAX	MIN	TYP	MAX	MIN	MAX													
^t pd	А	Y	4.8	1.2	3.3	0.8	2	0.7	1.1	1.7	0.6	1.3	ns												
t _{en}	ŌĒ	Υ	6.4	1.4	4	0.9	2.6	0.8	1.2	2.1	0.7	1.5	ns												
^t dis	ŌĒ	Υ	8.7	2	5.8	1.8	3.9	1.8	2.5	4	0.3	3	ns												

switching characteristics over recommended operating free-air temperature range, C_L = 30 pF (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)		C = 1.8 0.15 V		V _{CC} =	2.5 V 2 V	UNIT
	(INFOT)	(001701)	MIN	TYP	MAX	MIN	MAX	
^t pd	А	Υ	1	1.4	2.1	0.9	1.6	ns
t _{en}	ŌĒ	Υ	1.1	1.7	2.7	1	2	ns
^t dis	ŌĒ	Υ	1.9	2.5	4	1	2	ns



operating characteristics, $T_A = 25^{\circ}C$


	PARAMETER		TEST CONDITIONS	V _{CC} = 0.8 V TYP	V _{CC} = 1.2 V TYP	V _{CC} = 1.5 V TYP	V _{CC} = 1.8 V TYP	V _{CC} = 2.5 V TYP	UNIT
Cont	Power enabled		f = 10 MHz	21	21	21	22	25	pF
→ pa	C _{pd} dissipation capacitance	Outputs disabled	1 = 10 WHZ	3	3	3	3	5	þг

PARAMETER MEASUREMENT INFORMATION



TEST	S1
tPLH/tPHL	Open
t _{PLZ} /t _{PZL}	2×V _{CC}
tPHZ/tPZH	GND

Vcc	CL	RL	$oldsymbol{V}_\Delta$
0.8 V	15 pF	2 k Ω	0.1 V
1.2 V ± 0.1 V	15 pF	2 k Ω	0.1 V
1.5 V ± 0.1 V	15 pF	2 k Ω	0.1 V
1.8 V ± 0.15 V	15 pF	2 k Ω	0.15 V
2.5 V \pm 0.2 V	15 pF	2 k Ω	0.15 V
1.8 V ± 0.15 V	30 pF	1 k Ω	0.15 V
2.5 V \pm 0.2 V	30 pF	500 Ω	0.15 V




- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control.

 Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, slew rate \geq 1 V/ns.
 - D. The outputs are measured one at a time with one transition per measurement.
 - E. tpLz and tpHz are the same as tdis.
 - F. tpzL and tpzH are the same as ten.
 - G. tpLH and tpHL are the same as tpd.
 - H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms





NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- The package thermal performance may be enhanced by bonding the thermal die pad to an external thermal plane. This pad is electrically and thermally connected to the backside of the die and possibly selected ground leads.
- E. Package complies to JEDEC MO-241 variation BC.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third—party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265

Copyright © 2003, Texas Instruments Incorporated