



FEATURES

- Member of the Texas Instruments Widebus™
 Family
- UBT[™] Transceiver Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, or Clocked Modes
- Operates From 1.65 V to 3.6 V
- Max t_{pd} of 4.4 ns at 3.3 V
- ±12-mA Output Drive at 3.3 V
- Outputs Ports Have Equivalent 26- Ω Series Resistors, So No External Resistors Are Required
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)

DESCRIPTION/ORDERING INFORMATION

This 18-bit universal bus transceiver is designed for 1.65-V to 3.6-V $V_{\rm CC}$ operation.

The SN74ALVCHR16601 combines D-type latches and D-type flip-flops to allow data flow in transparent, latched, clocked, and clock-enabled modes.

Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. The clock can be controlled by the clock-enable (CLKENAB and CLKENBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. When OEAB is low, the outputs are active. When OEAB is high, the outputs are in the high-impedance state.

DGG, DGV, OR DL PACKAGE (TOP VIEW)

		J	
OEAB	1 `	56	CLKENAB
LEAB [2	55	CLKAB
A1 [3	54] B1
GND [4	53	GND
A2 [5] B2
А3	6	51] B3
V _{CC}	7	50] v _{cc}
A4 [49] B4
A5 [9	48] B5
A6	10	47] B6
GND [11	46	GND
A7 [12] B7
A8 [13	44	
A9 [14	43] B9
A10	15		B10
A11	16	41] B11
A12	17	40	B12
GND [18	39	GND
A13	19	38	B13
A14	20	37	B14
A15	21	36	B15
v _{cc} [22	35] v _{cc}
A16	23	34	
A17 [24	33] B17
GND [25	32	GND
A18	26	31	B18
OEBA	27	30	CLKBA
LEBA [28	29	CLKENBA

ORDERING INFORMATION

T _A	PACKAGE(1)	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	SSOP - DL	Tube	SN74ALVCHR16601DL	ALVCHR16601
40°C to 85°C	330P - DL	Tape and reel	SN74ALVCHR16601LR	ALVORKIOOUI
-40°C to 85°C	TSSOP - DGG	Tape and reel	SN74ALVCHR16601GR	ALVCHR16601
	TVSOP - DGV	Tape and reel	SN74ALVCHR16601VR	VR601

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus, UBT are trademarks of Texas Instruments.

SCES123I-SEPTEMBER 1997-REVISED SEPTEMBER 2004



DESCRIPTION/ORDERING INFORMATION (CONTINUED)

Data flow for B to A is similar to that of A to B, but uses OEBA, LEBA, CLKBA, and CLKENBA.

The outputs include equivalent $26-\Omega$ series resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down, $\overline{\text{OE}}$ should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

FUNCTION TABLE(1)

	INPUTS								
CLKENAB	OEAB	LEAB	CLKAB	Α	В				
Х	Н	Х	Х	Х	Z				
X	L	Н	X	L	L				
X	L	Н	X	Н	Н				
Н	L	L	X	X	B ₀ ⁽²⁾				
L	L	L	\uparrow	L	L				
L	L	L	\uparrow	Н	Н				
L	L	L	L or H	X	B ₀ ⁽²⁾				

- (1) A-to-B data flow is shown; B-to-A flow is similar, but uses $\overline{\text{OEBA}}$, LEBA, CLKBA, and $\overline{\text{CLKENBA}}$.
- (2) Output level before the indicated steady-state input conditions were established



LOGIC DIAGRAM (POSITIVE LOGIC) OEAB 56 **CLKENAB CLKAB** LEAB 28 LEBA 30 CLKBA CLKENBA OEBA CE 1D В1 C1 CLK CE 1D C1 CLK <

ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	4.6	V
.,	Land calls as as as	Except I/O ports (2)	-0.5	4.6	V
VI	Input voltage range	I/O ports ⁽²⁾⁽³⁾	-0.5	$V_{CC} + 0.5$	V
Vo	Output voltage range ⁽²⁾⁽³⁾		-0.5	$V_{CC} + 0.5$	V
I _{IK}	Input clamp current	V _I < 0		-50	mA
l _{ok}	Output clamp current	V _O < 0		-50	mA
lo	Continuous output current			±50	mA
	Continuous current through each V _{CC} o	r GND		±100	mA
		DGG package		64	
θ_{JA}	Package thermal impedance (4)	DGV package		48	°C/W
0/1		DL package		56	
T _{stg}	Storage temperature range		-65	150	°C

To 17 Other Channels


⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

⁽²⁾ The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

³⁾ This value is limited to 4.6 V maximum.

⁽⁴⁾ The package thermal impedance is calculated in accordance with JESD 51-7.

SN74ALVCHR16601 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS





RECOMMENDED OPERATING CONDITIONS(1)

			MIN	MAX	UNIT		
V _{CC}	Supply voltage		1.65	3.6	V		
		V _{CC} = 1.65 V to 1.95 V	0.65 × V _{CC}				
V_{IH}	High-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$	1.7		V		
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$	2				
		V _{CC} = 1.65 V to 1.95 V		$0.35 \times V_{CC}$			
V_{IL}	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7			
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8			
VI	Input voltage		0	V _{CC}	V		
Vo	Output voltage		0	V _{CC}	V		
		V _{CC} = 1.65 V		-2			
		V _{CC} = 2.3 V		-6	A		
I _{OH}	High-level output current	V _{CC} = 2.7 V	-8		mA		
		V _{CC} = 3 V		-12			
		V _{CC} = 1.65 V		2			
	Laur laurel autout aumant	V _{CC} = 2.3 V		6	mA		
I _{OL}	Low-level output current	V _{CC} = 2.7 V		8			
		V _{CC} = 3 V	12				
Δt/Δν	Input transition rise or fall rate			10	ns/V		
T _A	Operating free-air temperature		-40	85	°C		

⁽¹⁾ All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



SN74ALVCHR16601 18-BIT UNIVERSAL BUS TRANSCEIVER

SCES123I-SEPTEMBER 1997-REVISED SEPTEMBER 2004

ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{cc}	MIN TYP(1) MAX	UNIT		
	I _{OH} = -100 μA	1.65 V to 3.6 V	V _{CC} - 0.2			
	I _{OH} = -2 mA	1.65 V	1.2			
	I _{OH} = -4 mA	2.3 V	1.9			
V _{OH}	I 6 m A	2.3 V	1.7	V		
	$I_{OH} = -6 \text{ mA}$	3 V	2.4			
	I _{OH} = -8 mA	2.7 V	2			
	I _{OH} = -12 mA	3 V	2			
	$I_{OL} = 100 \mu A$	1.65 V to 3.6 V	0.2			
	I _{OL} = 2 mA	1.65 V	0.45			
V _{OL}	I _{OL} = 4 mA	2.3 V	0.4	V		
	I 6 m A	2.3 V	0.55			
	$I_{OL} = 6 \text{ mA}$	3 V	0.55			
	I _{OL} = 8 mA	2.7 V	0.6			
	I _{OL} = 12 mA	3 V	0.8			
I _I	V _I = V _{CC} or GND	3.6 V	±5	μΑ		
	V _I = 0.58 V	4.05.1/	25			
	V _I = 1.07 V	1.65 V	-25			
	V _I = 0.7 V	227	45			
I _{I(hold)}	V _I = 1.7 V	2.3 V	-45	μΑ		
	V _I = 0.8 V	2.1/	75			
	V _I = 2 V	3 V	-75			
	$V_1 = 0 \text{ to } 3.6 \text{ V}^{(2)}$	3.6 V	±500			
I _{OZ} ⁽³⁾	$V_O = V_{CC}$ or GND	3.6 V	±10	μΑ		
I _{CC}	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6 V	40	μΑ		
ΔI_{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	3 V to 3.6 V	750	μΑ		
C _i Control inputs	V _I = V _{CC} or GND	3.3 V	4	pF		
C _{io} A or B ports	$V_O = V_{CC}$ or GND	3.3 V	8	pF		

All typical values are at $V_{CC} = 3.3 \text{ V}$, $T_A = 25^{\circ}\text{C}$. This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to

For I/O ports, the parameter I_{OZ} includes the input leakage current.

SN74ALVCHR16601 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES123I-SEPTEMBER 1997-REVISED SEPTEMBER 2004



TIMING REQUIREMENTS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

				V _{CC} =	V _{CC} = 1.8 V		$ m V_{CC}$ = 2.5 V \pm 0.2 V		V _{CC} = 2.7 V		V_{CC} = 3.3 V \pm 0.3 V		
				MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
f _{clock}	Clock frequency				(1)		150		150		150	MHz	
t _w Pulse duration	LE high		(1)		3.3		3.3		3.3		20		
	CLK high or low		(1)		3.3		3.3		3.3		ns		
		Data before CLK↑		(1)		2.3		2.4		2.1			
	Catura tima	Data before LE↓	CLK high	(1)		2		1.6		1.6		ns	
t _{su}	Setup time		CLK low	(1)		1.3		1.2		1.1			
		CLKEN before CLK↑		(1)		2		2		1.7			
		Data after CLK↑		(1)		0.7		0.7		0.8			
	م الماما الأسمام	Data affaul E	CLK high	(1)		1.3		1.6		1.4			
чh	t _h Hold time	Data after LE↓	CLK low	(1)		1.7		2		1.7		ns	
		CLKEN after CLK↑		(1)		0.3		0.5		0.6			

⁽¹⁾ This information was not available at the time of publication.

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO (OUTPUT)	V _{CC} =	1.8 V	V _{CC} = ± 0.2	2.5 V 2 V	V _{CC} =	2.7 V	V _{CC} = 3 ± 0.3	3.3 V 3 V	UNIT
(INPU	(INPUT)	(001701)	MIN	TYP	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}			(1)		150		150		150		MHz
	A or B			(1)	1	4.8		5.1	1	4.4	
t _{pd}	LEAB or LEBA	B or A		(1)	1	5.5		5.8	1	5.1	ns
	CLKAB or CLKBA			(1)	1.2	5.9		6.3	1.4	5.4	
t _{en}	OEAB or OEBA	B or A		(1)	1.1	6.3		6.6	1.1	5.6	ns
t _{dis}	OEAB or OEBA	B or A		(1)	1	4.2		5.1	1.6	4.7	ns

⁽¹⁾ This information was not available at the time of publication.

OPERATING CHARACTERISTICS


 $T_A = 25^{\circ}C$

PARAMETER		TEST CONDITIONS		V _{CC} = 1.8 V TYP	V _{CC} = 2.5 V TYP	V _{CC} = 3.3 V TYP	UNIT	
_	Power dissipation	Outputs enabled	C - 0	f = 10 MHz	(1)	56	63	nE
Cpd	capacitance	Outputs disabled	$C_L = 0$,	I = IO MINZ	(1)	12	13	p⊦

⁽¹⁾ This information was not available at the time of publication.




PARAMETER MEASUREMENT INFORMATION



TEST	S1
t _{pd}	Open
t _{PLZ} /t _{PZL}	V _{LOAD}
t _{PHZ} /t _{PZH}	GND

LOAD CIRCUIT

v	INPUT		V	v		6	v
V _{CC}	VI	t _r /t _f	V _M	V _{LOAD}	CL	R _L	$oldsymbol{V}_\Delta$
1.8 V	V _{CC}	≤ 2 ns	V _{CC} /2	2×V _{CC}	30 pF	1 k Ω	0.15 V
2.5 V \pm 0.2 V	V _{CC}	≤2 ns	V _{CC} /2	2×V _{CC}	30 pF	500 Ω	0.15 V
2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
3 V \pm 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_{O} = 50 \Omega$.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en}.
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms





com 18-Jul-2006

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
74ALVCHR16601DLG4	ACTIVE	SSOP	DL	56	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74ALVCHR16601GRE4	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74ALVCHR16601LRG4	ACTIVE	SSOP	DL	56	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74ALVCHR16601VRE4	ACTIVE	TVSOP	DGV	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALVCHR16601DL	ACTIVE	SSOP	DL	56	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALVCHR16601GR	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALVCHR16601LR	ACTIVE	SSOP	DL	56	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALVCHR16601VR	ACTIVE	TVSOP	DGV	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194

DL (R-PDSO-G**)

48 PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MO-118

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated