

FEATURES

- Member of the Texas Instruments Widebus™ Family
- EPIC™ (Enhanced-Performance Implanted CMOS) Submicron Process
- UBT™ (Universal Bus Transceiver) Combines D-Type Latches and D-Type Flip-Flops for Operation in Transparent, Latched, Clocked, or Clock-Enabled Modes
- B-Port Outputs Have Equivalent 26-Ω Series Resistors, So No External Resistors Are Required
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink Small-Outline (DGG) Packages

NOTE: For tape-and-reel order entry, the DGG package is abbreviated to GR.

DESCRIPTION

This 18-bit universal bus transceiver is designed for 1.65-V to 3.6-V V_{CC} operation.

The SN74ALVCH162601 combines D-type latches and D-type flip-flops to allow data flow in transparent, latched, clocked, and clock-enabled modes.

Data flow in each direction is controlled by output-enable (\overline{OEAB} and \overline{OEBA}), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. The clock can be controlled by the clock-enable ($\overline{CLKENAB}$ and $\overline{CLKENBA}$) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. When \overline{OEAB} is low, the outputs are active. When \overline{OEAB} is high, the outputs are in the high-impedance state.

Data flow for B to A is similar to that of A to B, but uses \overline{OEBA} , LEBA, CLKBA, and $\overline{CLKENBA}$.


The B-port outputs include equivalent 26-Ω series resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

The SN74ALVCH162601 is characterized for operation from -40°C to 85°C.

DGG OR DL PACKAGE
(TOP VIEW)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus, EPIC, UBT are trademarks of Texas Instruments.

SN74ALVCH162601 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS


SCES026H—JULY 1995—REVISED AUGUST 2004

FUNCTION TABLE⁽¹⁾

| INPUTS | | | | | OUTPUT B |
|-----------------------------|--------------------------|------|--------|---|-------------------------------|
| $\overline{\text{CLKENAB}}$ | $\overline{\text{OEAB}}$ | LEAB | CLKAB | A | |
| X | H | X | X | X | Z |
| X | L | H | X | L | L |
| X | L | H | X | H | H |
| H | L | L | X | X | B ₀ ⁽²⁾ |
| H | L | L | X | X | B ₀ ⁽²⁾ |
| L | L | L | ↑ | L | L |
| L | L | L | ↑ | H | H |
| L | L | L | L or H | X | B ₀ ⁽²⁾ |

- (1) A-to-B data flow is shown: B-to-A flow is similar, but uses $\overline{\text{OEBA}}$, LEBA, CLKBA, and $\overline{\text{CLKENBA}}$.
- (2) Output level before the indicated steady-state input conditions were established

LOGIC DIAGRAM (POSITIVE LOGIC)



ABSOLUTE MAXIMUM RATINGS⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

| | | MIN | MAX | UNIT | |
|---------------|---|---------------------------------|----------------|----------------|---|
| V_{CC} | Supply voltage range | -0.5 | 4.6 | V | |
| V_I | Input voltage range | Except I/O ports ⁽²⁾ | -0.5 | 4.6 | V |
| | | I/O ports ⁽²⁾⁽³⁾ | -0.5 | $V_{CC} + 0.5$ | |
| V_O | Output voltage range ⁽²⁾⁽³⁾ | -0.5 | $V_{CC} + 0.5$ | V | |
| I_{IK} | Input clamp current | $V_I < 0$ | -50 | mA | |
| I_{OK} | Output clamp current | $V_O < 0$ | -50 | mA | |
| I_O | Continuous output current | | ±50 | mA | |
| | Continuous current through each V_{CC} or GND | | ±100 | mA | |
| θ_{JA} | Package thermal impedance ⁽⁴⁾ | DGG package | 81 | °C/W | |
| | | DL package | 74 | | |
| T_{stg} | Storage temperature range | -65 | 150 | °C | |

- (1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
- (3) This value is limited to 4.6 V maximum.
- (4) The package thermal impedance is calculated in accordance with JESD 51.

SN74ALVCH162601

18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES026H–JULY 1995–REVISED AUGUST 2004

RECOMMENDED OPERATING CONDITIONS⁽¹⁾

| | | MIN | MAX | UNIT |
|---------------------|------------------------------------|---|----------------------|------|
| V_{CC} | Supply voltage | 1.65 | 3.6 | V |
| V_{IH} | High-level input voltage | $V_{CC} = 1.65\text{ V to }1.95\text{ V}$ | $0.65 \times V_{CC}$ | V |
| | | $V_{CC} = 2.3\text{ V to }2.7\text{ V}$ | 1.7 | |
| | | $V_{CC} = 2.7\text{ V to }3.6\text{ V}$ | 2 | |
| V_{IL} | Low-level input voltage | $V_{CC} = 1.65\text{ V to }1.95\text{ V}$ | $0.35 \times V_{CC}$ | V |
| | | $V_{CC} = 2.3\text{ V to }2.7\text{ V}$ | 0.7 | |
| | | $V_{CC} = 2.7\text{ V to }3.6\text{ V}$ | 0.8 | |
| V_I | Input voltage | 0 | V_{CC} | V |
| V_O | Output voltage | 0 | V_{CC} | V |
| I_{OH} | High-level output current (A port) | $V_{CC} = 1.65\text{ V}$ | -4 | mA |
| | | $V_{CC} = 2.3\text{ V}$ | -12 | |
| | | $V_{CC} = 2.7\text{ V}$ | -12 | |
| | | $V_{CC} = 3\text{ V}$ | -24 | |
| | High-level output current (B port) | $V_{CC} = 1.65\text{ V}$ | -2 | |
| | | $V_{CC} = 2.3\text{ V}$ | -6 | |
| | | $V_{CC} = 2.7\text{ V}$ | -8 | |
| | | $V_{CC} = 3\text{ V}$ | -12 | |
| I_{OL} | Low-level output current (A port) | $V_{CC} = 1.65\text{ V}$ | 4 | mA |
| | | $V_{CC} = 2.3\text{ V}$ | 12 | |
| | | $V_{CC} = 2.7\text{ V}$ | 12 | |
| | | $V_{CC} = 3\text{ V}$ | 24 | |
| | Low-level output current (B port) | $V_{CC} = 1.65\text{ V}$ | 2 | |
| | | $V_{CC} = 2.3\text{ V}$ | 6 | |
| | | $V_{CC} = 2.7\text{ V}$ | 8 | |
| | | $V_{CC} = 3\text{ V}$ | 12 | |
| $\Delta t/\Delta v$ | Input transition rise or fall rate | | 10 | ns/V |
| T_A | Operating free-air temperature | -40 | 85 | °C |

(1) All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | | TEST CONDITIONS | V _{CC} | MIN | TYP ⁽¹⁾ | MAX | UNIT |
|--------------------------------|--|---|---|-----------------------|--------------------|------|------|
| V _{OH} | A port | I _{OH} = -100 μA | 1.65 V to 3.6 V | V _{CC} - 0.2 | | | V |
| | | I _{OH} = -4 mA | 1.65 V | 1.2 | | | |
| | | I _{OH} = -6 mA | 2.3 V | 2 | | | |
| | | I _{OH} = -12 mA | 2.3 V | 1.7 | | | |
| | | | 2.7 V | 2.2 | | | |
| | | | 3 V | 2.4 | | | |
| | | I _{OH} = -24 mA | 3 V | 2 | | | |
| | B port | I _{OH} = -100 μA | 1.65 V to 3.6 V | V _{CC} - 0.2 | | | |
| | | I _{OH} = -2 mA | 1.65 V | 1.2 | | | |
| | | I _{OH} = -4 mA | 2.3 V | 1.9 | | | |
| | | I _{OH} = -6 mA | 2.3 V | 1.7 | | | |
| | | | 3 V | 2.4 | | | |
| | | I _{OH} = -8 mA | 2.7 V | 2 | | | |
| | | I _{OH} = -12 mA | 3 V | 2 | | | |
| V _{OL} | A port | I _{OL} = 100 μA | 1.65 V to 3.6 V | | | 0.2 | V |
| | | I _{OL} = 4 mA | 1.65 V | | | 0.45 | |
| | | I _{OL} = 6 mA | 2.3 V | | | 0.4 | |
| | | I _{OL} = 12 mA | 2.3 V | | | 0.7 | |
| | | | 2.7 V | | | 0.4 | |
| | | I _{OL} = 24 mA | 3 V | | | 0.55 | |
| | B port | I _{OL} = 100 μA | 1.65 V to 3.6 V | | | 0.2 | |
| | | I _{OL} = 2 mA | 1.65 V | | | 0.45 | |
| | | I _{OL} = 4 mA | 2.3 V | | | 0.4 | |
| | | I _{OL} = 6 mA | 2.3 V | | | 0.55 | |
| | | | 3 V | | | 0.55 | |
| | | I _{OL} = 8 mA | 2.7 V | | | 0.6 | |
| | | I _{OL} = 12 mA | 3 V | | | 0.8 | |
| | | I _I | V _I = V _{CC} or GND | 3.6 V | | | |
| I _{I(hold)} | V _I = 0.58 V | 1.65 V | 25 | | μA | | |
| | V _I = 1.07 V | | -25 | | | | |
| | V _I = 0.7 V | 2.3 V | 45 | | | | |
| | V _I = 1.7 V | | -45 | | | | |
| | V _I = 0.8 V | 3 V | 75 | | | | |
| | V _I = 2 V | | -75 | | | | |
| | V _I = 0 to 3.6 V ⁽²⁾ | 3.6 V | ±500 | | | | |
| I _{OZ} ⁽³⁾ | V _O = V _{CC} or GND | 3.6 V | | | ±10 | μA | |
| I _{CC} | V _I = V _{CC} or GND, I _O = 0 | 3.6 V | | | 40 | μA | |
| ΔI _{CC} | One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND | 3 V to 3.6 V | | | 750 | μA | |
| C _i | Control inputs | V _I = V _{CC} or GND | 3.3 V | 4 | | pF | |
| C _{io} | A or B ports | V _O = V _{CC} or GND | 3.3 V | 8 | | pF | |

(1) All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

(2) This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to another.

(3) For I/O ports, the parameter I_{OZ} includes the input leakage current.

SN74ALVCH162601

18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES026H–JULY 1995–REVISED AUGUST 2004

TIMING REQUIREMENTS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1 through Figure 3)

| | | $V_{CC} = 1.8\text{ V}$ | | $V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$ | | $V_{CC} = 2.7\text{ V}$ | | $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$ | | UNIT | |
|--------------------|-----------------|---|----------|--|-----|-------------------------|-----|--|-----|------|-----|
| | | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | | |
| f_{clock} | Clock frequency | (1) | | 140 | | 150 | | 150 | | MHz | |
| t_w | Pulse duration | LE high | | (1) | | 3.3 | | 3.3 | | ns | |
| | | CLK high or low | | (1) | | 3.3 | | 3.3 | | | |
| t_{su} | Setup time | Data before CLK \uparrow | | (1) | | 2.3 | | 2.4 | | ns | |
| | | Data before LE \downarrow | CLK high | | (1) | | 2 | | 1.6 | | |
| | | | CLK low | | (1) | | 1.3 | | 1.2 | | |
| | | $\overline{\text{CLKEN}}$ before CLK \uparrow | | (1) | | 2 | | 2 | | | 1.7 |
| t_h | Hold time | Data after CLK \uparrow | | (1) | | 0.7 | | 0.7 | | ns | |
| | | Data after LE \downarrow | CLK high | | (1) | | 1.3 | | 1.6 | | |
| | | | CLK low | | (1) | | 1.7 | | 2 | | |
| | | $\overline{\text{CLKEN}}$ after CLK \uparrow | | (1) | | 0.3 | | 0.5 | | | 0.6 |

(1) This information was not available at the time of publication.

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1 through Figure 3)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | $V_{CC} = 1.8\text{ V}$ | | $V_{CC} = 2.5\text{ V} \pm 0.2\text{ V}$ | | $V_{CC} = 2.7\text{ V}$ | | $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$ | | UNIT |
|------------------|--------------------------|-------------|-------------------------|-----|--|-----|-------------------------|-----|--|-----|------|
| | | | MIN | TYP | MIN | MAX | MIN | MAX | MIN | MAX | |
| f_{max} | | | (1) | | 140 | | 150 | | 150 | | MHz |
| t_{pd} | A | B | (1) | | 1.3 | 4.8 | 5.2 | | 1.6 | 4.5 | ns |
| | B | A | (1) | | 1 | 4.3 | 4.6 | | 1 | 4.1 | |
| | LEAB | B | (1) | | 1 | 5.5 | 5.9 | | 1.5 | 5.1 | |
| | LEBA | A | (1) | | 1 | 5 | 5.3 | | 1 | 4.7 | |
| | CLKAB | B | (1) | | 1.5 | 6.1 | 6.3 | | 1.6 | 5.5 | |
| | CLKBA | A | (1) | | 1.3 | 5.6 | 5.8 | | 1.4 | 5 | |
| t_{en} | $\overline{\text{OEAB}}$ | B | (1) | | 1.6 | 6.1 | 6.7 | | 1.6 | 5.7 | ns |
| t_{dis} | $\overline{\text{OEAB}}$ | B | (1) | | 1.8 | 5.7 | 5.3 | | 1.8 | 4.8 | ns |
| t_{en} | $\overline{\text{OEBA}}$ | A | (1) | | 1.1 | 5.5 | 6.1 | | 1.1 | 5.2 | ns |
| t_{dis} | $\overline{\text{OEBA}}$ | A | (1) | | 1.3 | 5.2 | 4.8 | | 1.6 | 4.4 | ns |

(1) This information was not available at the time of publication.

OPERATING CHARACTERISTICS


$T_A = 25^\circ\text{C}$

| PARAMETER | | TEST CONDITIONS | $V_{CC} = 1.8\text{ V}$ | $V_{CC} = 2.5\text{ V}$ | $V_{CC} = 3.3\text{ V}$ | UNIT | |
|-----------|-------------------------------|-------------------------------------|---|-------------------------|-------------------------|------|----|
| | | | TYP | TYP | TYP | | |
| C_{pd} | Power dissipation capacitance | Outputs enabled Outputs disabled | $C_L = 50\text{ pF}, f = 10\text{ MHz}$ | (1) | 41 | 50 | pF |
| | (1) | | | 6 | 6 | | |





(1) This information was not available at the time of publication.

PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 1.8\text{ V}$



| TEST | S1 |
|-------------------|---------------------|
| t_{pd} | Open |
| t_{PLZ}/t_{PZL} | 2 \times V_{CC} |
| t_{PHZ}/t_{PZH} | GND |



- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2\text{ ns}$, $t_f \leq 2\text{ ns}$.
 D. The outputs are measured one at a time, with one transition per measurement.
 E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 F. t_{PZL} and t_{PZH} are the same as t_{en} .
 G. t_{PLH} and t_{PHL} are the same as t_{pd} .


Figure 1. Load Circuit and Voltage Waveforms

SN74ALVCH162601 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS





SCES026H—JULY 1995—REVISED AUGUST 2004

PARAMETER MEASUREMENT INFORMATION

$$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$$



LOAD CIRCUIT




- NOTES: A. C_L includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10 \text{ MHz}$, $Z_O = 50 \Omega$, $t_r \leq 2 \text{ ns}$, $t_f \leq 2 \text{ ns}$.
D. The outputs are measured one at a time, with one transition per measurement.
E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
F. t_{PZL} and t_{PZH} are the same as t_{en} .
G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 2. Load Circuit and Voltage Waveforms


PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.7\text{ V AND } 3.3\text{ V} \pm 0.3\text{ V}$




LOAD CIRCUIT


| TEST | S1 |
|-------------------|------|
| t_{pd} | Open |
| t_{PLZ}/t_{PZL} | 6 V |
| t_{PHZ}/t_{PZH} | GND |




VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES



VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES

- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10\text{ MHz}$, $Z_O = 50\ \Omega$, $t_r \leq 2.5\text{ ns}$, $t_f \leq 2.5\text{ ns}$.
 D. The outputs are measured one at a time, with one transition per measurement.
 E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
 F. t_{PZL} and t_{PZH} are the same as t_{en} .
 G. t_{PLH} and t_{PHL} are the same as t_{pd} .

Figure 3. Load Circuit and Voltage Waveforms

PACKAGING INFORMATION

| Orderable Device | Status ⁽¹⁾ | Package Type | Package Drawing | Pins | Package Qty | Eco Plan ⁽²⁾ | Lead/Ball Finish | MSL Peak Temp ⁽³⁾ |
|---------------------|-----------------------|--------------|-----------------|------|-------------|-------------------------|------------------|------------------------------|
| 74ALVCH162601DLG4 | ACTIVE | SSOP | DL | 56 | 20 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| 74ALVCH162601DLRG4 | ACTIVE | SSOP | DL | 56 | 1000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| 74ALVCH162601GRE4 | ACTIVE | TSSOP | DGG | 56 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ALVCH162601DGGR | OBSOLETE | TSSOP | DGG | 56 | | TBD | Call TI | Call TI |
| SN74ALVCH162601DL | ACTIVE | SSOP | DL | 56 | 20 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ALVCH162601DLR | ACTIVE | SSOP | DL | 56 | 1000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |
| SN74ALVCH162601GR | ACTIVE | TSSOP | DGG | 56 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DL (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



- NOTES: A. All linear dimensions are in inches (millimeters).
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
 D. Falls within JEDEC MO-118

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



- NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold protrusion not to exceed 0,15.
 D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products | | Applications | |
|------------------|--|---------------------|--|
| Amplifiers | amplifier.ti.com | Audio | www.ti.com/audio |
| Data Converters | dataconverter.ti.com | Automotive | www.ti.com/automotive |
| DSP | dsp.ti.com | Broadband | www.ti.com/broadband |
| Interface | interface.ti.com | Digital Control | www.ti.com/digitalcontrol |
| Logic | logic.ti.com | Military | www.ti.com/military |
| Power Mgmt | power.ti.com | Optical Networking | www.ti.com/opticalnetwork |
| Microcontrollers | microcontroller.ti.com | Security | www.ti.com/security |
| | | Telephony | www.ti.com/telephony |
| | | Video & Imaging | www.ti.com/video |
| | | Wireless | www.ti.com/wireless |

Mailing Address: Texas Instruments
Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated