SCBS247G - AUGUST 1992 - REVISED JULY 1998

<ul> <li>Members of the Texas Instruments Widebus™ Family</li> </ul>	SN54ABT162601 WD PACKAGE SN74ABT162601 DGG OR DL PACKAGE (TOP VIEW)	
<ul> <li>B-Port Outputs Have Equivalent 25-Ω Series Resistors, So No External Resistors Are Required</li> </ul>	$ \begin{array}{c} \hline \hline OEAB \end{array} \begin{bmatrix} 1 & 56 \\ \hline \hline CLKENAB \\ LEAB \end{bmatrix} \begin{array}{c} \hline 2 & 55 \\ \hline CLKAB \end{array} $	
<ul> <li>State-of-the-Art EPIC-IIB<sup>™</sup> BiCMOS Design Significantly Reduces Power Dissipation</li> </ul>	A1 [] 3 54 [] B1 GND [] 4 53 [] GND	
<ul> <li>UBT<sup>™</sup> (Universal Bus Transceiver) Combines D-Type Latches and D-Type</li> </ul>	A2 [] 5 52 [] B2 A3 [] 6 51 [] B3	
Flip-Flops for Operation in Transparent, Latched, Clocked, or Clock-Enabled Mode	V <sub>CC</sub> [7 50] V <sub>CC</sub> A4 [8 49] B4	
<ul> <li>Latch-Up Performance Exceeds 500 mA Per JESD 17</li> </ul>	A5 0 9 48 0 B5 A6 0 10 47 0 B6	
<ul> <li>Typical V<sub>OLP</sub> (Output Ground Bounce)</li> <li>&lt; 0.8 V at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C</li> </ul>	GND 0 11 46 0 GND A7 0 12 45 87	
<ul> <li>High-Impedance State During Power Up and Power Down</li> </ul>	A8 0 13 44 0 B8 A9 0 14 43 0 B9 A10 0 15 42 0 B10	
<ul> <li>Flow-Through Architecture Optimizes PCB Layout</li> </ul>	A10    15 42    B10 A11    16 41    B11 A12    17 40    B12	
<ul> <li>Package Options Include Plastic 300-mil Shrink Small-Outline (DL) and Thin Shrink</li> </ul>	GND [ 18 39 ] GND A13 [ 19 38 ] B13	
Small-Outline (DGG) Packages and 380-mil Fine-Pitch Ceramic Flat (WD) Package	A14 [ 20 37 ] B14 A15 [ 21 36 ] B15	
Using 25-mil Center-to-Center Spacings	V <sub>CC</sub> [22 35] V <sub>CC</sub> A16 [23 34] B16	
description	A17 24 33 B17	
These 18-bit universal bus transceivers combine D-type latches and D-type flip-flops to allow data flow in transparent, latched, and clocked modes.	GND [] 25 32 ]] GND A18 [] 26 31 ]] B18 OEBA [] 27 30 [] CLKBA	
Data flow in each direction is controlled by	LEBA 29 CLKENBA	

Data flow in each direction is controlled by output-enable ( $\overline{OEAB}$  and  $\overline{OEBA}$ ), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. The clock can be controlled by the clock-enable (CLKENAB and CLKENBA) inputs.

For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. Output-enable OEAB is active-low. When OEAB is low, the outputs are active. When OEAB is high, the outputs are in the high-impedance state. Data flow for B to A is similar to that of A to B but uses OEBA, LEBA, CLKBA, and CLKENBA.

The B-port outputs, which are designed to source or sink up to 12 mA, include equivalent  $25 \Omega$  series resistors to reduce overshoot and undershoot.

When V<sub>CC</sub> is between 0 and 2.1 V, the device is in the high-impedance state during power up or power down. However, to ensure the high-impedance state above 2.1 V, OE should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus, EPIC-IIB, and UBT are trademarks of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1998, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

SCBS247G - AUGUST 1992 - REVISED JULY 1998

## description (continued)

The SN54ABT162601 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ABT162601 is characterized for operation from -40°C to 85°C.

	INPUTS								
CLKENAB	OEAB	LEAB	CLKAB	А	В				
Х	Н	Х	Х	Х	Z				
Х	L	Н	Х	L	L				
Х	L	Н	Х	Н	н				
Н	L	L	Х	Х	в <sub>0</sub> ‡				
н	L	L	Х	Х	в <sub>0</sub> ‡ в <sub>0</sub> ‡				
L	L	L	$\uparrow$	L	L				
L	L	L	$\uparrow$	Н	н				
L	L	L	L	Х	в <sub>0</sub> ‡				
L	L	L	Н	Х	в <sub>0</sub> ‡ в <sub>0</sub> §				

FUNCTION TABLE<sup>†</sup>

<sup>†</sup> A-to-B data flow is shown: B-to-A flow is similar but uses OEBA, LEBA, CLKBA, and CLKENBA.

<sup>‡</sup>Output level before the indicated steady-state input conditions were established

§ Output level before the indicated steady-state input conditions were established, provided that CLKAB was low before LEAB went low



OEAB 1 CLKENAB 56 55 CLKAB -LEAB 2 28 LEBA -30 CLKBA -29 CLKENBA -27 OEBA -CE 3 A1 – 1D 54 **B1** LE > CLK CE 1D LE CLK <

logic diagram (positive logic)

To 17 Other Channels

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range, V <sub>CC</sub> Input voltage range, V <sub>I</sub> (except I/O ports) (see Note 1) Voltage range applied to any output in the high or power-off state, V <sub>O</sub> Current into any output in the low state, I <sub>O</sub> : SN54ABT162601 (A port) SN74ABT162601 (A port) B port	
Input clamp current, $I_{IK}$ (V <sub>I</sub> < 0) Output clamp current, $I_{OK}$ (V <sub>O</sub> < 0)	–18 mA –50 mA
Package thermal impedance, θ <sub>JA</sub> (see Note 2): DGG package       DL package         DL package       Storage temperature range, T <sub>stg</sub>	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51.



SCBS247G - AUGUST 1992 - REVISED JULY 1998

## recommended operating conditions (see Note 3)

			SN54ABT	162601	SN74ABT	162601	UNIT
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		4.5	5.5	4.5	5.5	V
VIH	High-level input voltage		2		2		V
VIL	Low-level input voltage		0.8		0.8	V	
VI	Input voltage	0	VCC	0	VCC	V	
lau	High-level output current	A port		-24		-32	mA
ЮН		B port		-12		-12	
1.0.	Low-level output current	A port		48		64	mA
IOL		B port		12		12	ША
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled		10		10	ns/V
Δt/ΔV <sub>CC</sub>	Power-up ramp rate		200		200		μs/V
ТА	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: All unused inputs of the devices must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application note, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCBS247G - AUGUST 1992 - REVISED JULY 1998

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		T <sub>A</sub> = 25°C			SN54ABT	162601	SN74ABT	162601	
PAI	RAMETER	TESTCOM	DITIONS	MIN	TYP†	MAX	MIN	MAX	MIN	MAX	UNIT
VIK		V <sub>CC</sub> = 4.5 V, I <sub>I</sub> = -18 mA				-1.2		-1.2		-1.2	V
		V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = -3 mA	2.5			2.5		2.5		
		V <sub>CC</sub> = 5 V,	I <sub>OH</sub> = -3 mA	3			3		3		
	A port		I <sub>OH</sub> = -24 mA	2			2				
		V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = -32 mA	2*					2		
VOH		V <sub>CC</sub> = 4.5 V,	I <sub>OH</sub> = -1 mA	3.35			3.3		3.35		V
	Durant	V <sub>CC</sub> = 5 V,	I <sub>OH</sub> = -1 mA	3.85			3.8		3.85		
	B port		I <sub>OH</sub> = -3 mA	3.1			3		3.1		
		$V_{CC} = 4.5 V$	I <sub>OH</sub> = -12 mA	2.6					2.6		
	A mant		I <sub>OL</sub> = 48 mA			0.55		0.55			
VOL	A port	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 64 mA			0.55*				0.55	V
	B port	V <sub>CC</sub> = 4.5 V,	I <sub>OL</sub> = 12 mA			0.8		0.8		0.8	
V <sub>hys</sub>	-				100						mV
1.	Control inputs	$V_{CC}$ = 0 to 5.5 V, V <sub>I</sub>	= V <sub>CC</sub> or GND			±1		±1		±1	
Ι	A or B ports	$V_{CC} = 2.1 V \text{ to } 5.5 V$ $V_{I} = V_{CC} \text{ or GND}$	Ι,			±20		±20		±20	μA
IOZPL	J	$V_{CC} = 0 \text{ to } 2.1 \text{ V},$ $V_{O} = 0.5 \text{ V to } 2.7 \text{ V},$	OE = X			±50		±50**		±50	μΑ
IOZPE	)	$V_{CC} = 2.1 V \text{ to } 0,$ $V_{O} = 0.5 V \text{ to } 2.7 V, \overline{OE} = X$				±50		±50**		±50	μΑ
IOZH‡	:	$V_{CC} = 2.1 \text{ V to } 5.5 \text{ V}$ $V_O = 2.7 \text{ V}, \overline{OE} \ge 2 \text{ V}$				10		10		10	μΑ
I <sub>OZL</sub> ‡		$V_{CC} = 2.1 \text{ V to } 5.5 \text{ V}$ $V_O = 0.5 \text{ V}, \overline{\text{OE}} \ge 2 \text{ V}$				-10		-10		-10	μΑ
loff		V <sub>CC</sub> = 0,	$V_{I} \text{ or } V_{O} \leq 4.5 \text{ V}$			±100*				±100	μA
ICEX		V <sub>CC</sub> = 5.5 V, V <sub>O</sub> = 5.5 V	Outputs high			50		50		50	μΑ
	A port		-50	-50	-100	-180	-50	-180	-50	-180	
IO§	B port	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.5 V	-25	-55	-100	-25	-100	-25	-100	mA
		V <sub>CC</sub> = 5.5 V,	Outputs high			3		3		3	
ICC	A or B ports	$I_{O} = 0,$	Outputs low			36		36		36	mA
		$V_{I} = V_{CC} \text{ or } GND$	Outputs disabled			3		3		3	1
∆ICC¶		$V_{CC}$ = 5.5 V, One in Other inputs at $V_{CC}$				50		50		50	μA
Ci	Control inputs	V <sub>I</sub> = 2.5 V or 0.5 V			3						pF
Cio	A or B ports	V <sub>O</sub> = 2.5 V or 0.5 V			9						pF

\* On products compliant to MIL-PRF-38535, this parameter does not apply.

\*\* On products compliant to MIL-PRF-38535, this parameter is not production tested.

<sup>†</sup> All typical values are at  $V_{CC} = 5$  V.

<sup>‡</sup> The parameters I<sub>OZH</sub> and I<sub>OZL</sub> include the input leakage current.

§ Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

This is the increase in supply current for each input that is at the specified TTL voltage level rather than V<sub>CC</sub> or GND.



SCBS247G - AUGUST 1992 - REVISED JULY 1998

#### timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)(see Figure 1)


				SN54ABT	162601	SN74ABT	162601	UNIT
				MIN	MAX	MIN	MAX	UNIT
fclock	Clock frequency			0	150	0	150	MHz
t <sub>w</sub> Pulse duration		LEAB or LEBA high		2.5		2.5		ns
tw	Fuise duration	CLKAB or CLKBA high or low	3.3		3		115	
		A before CLKAB↑ or B before CLKBA↑		4.8		4.3		
	Setup time	A before LEAB↓ or B before LEBA↓	CLK high	2.5		2.5		ns
t <sub>su</sub>	Setup time	A before LEAB↓ or B before LEBA↓ CLK low	CLK low	1.2		1		115
		CLKEN before CLK↑		2.7		2.7		
		A after CLKAB↑ or B after CLKBA↑		0.5		0		
t <sub>h</sub>	Hold time	A after LEAB $\downarrow$ or B after LEBA $\downarrow$	2		0.5		ns	
		CLKEN after CLK <sup>↑</sup>			0.5		0	

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>(</sub> T,	CC = 5 V A = 25°C	', ;	SN54ABT	162601	SN74ABT	162601	UNIT
		(001-01)	MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f <sub>max</sub>			150			150		150		MHz
<sup>t</sup> PLH	А	В	1.5	2.8	4	1.5	5.1	1.5	4.8	ns
<sup>t</sup> PHL	A	d	2	3.7	5.2	2	6.1	2	5.7	115
<sup>t</sup> PLH	В	А	1	2.5	3.6	1	4.5	1	4	ns
<sup>t</sup> PHL	D	A	2	3.3	4.5	2	5.1	2	4.9	115
<sup>t</sup> PLH	LEBA	А	2	3.3	4.5	2	5.6	2	5	ns
<sup>t</sup> PHL	LEDA	A	2	3.6	4.7	2	5.4	2	5	115
<sup>t</sup> PLH	LEAB	В	2	3.4	4.8	2	6.1	2	5.6	ns
<sup>t</sup> PHL	LEAD	D	2	3.8	5.2	2	6.4	2	5.9	115
<sup>t</sup> PLH	CLKBA	А	1.5	3.1	4.7	1.5	5.4	1.5	5.3	ns
<sup>t</sup> PHL	OLNDA	Α.	1.5	3.1	4.3	1.5	5.2	1.5	5	115
<sup>t</sup> PLH	CLKAB	В	1.5	3.3	4.7	1.5	6	1.5	5.5	ns
<sup>t</sup> PHL	CERAD	d	1.5	3.5	4.8	1.5	5.8	1.5	5.3	115
<sup>t</sup> PZH	OEBA	А	2	3.5	4.6	2	5.5	2	5.1	ns
<sup>t</sup> PZL	OEBA	A	2	3.7	4.7	2	5.8	2	5.4	115
<sup>t</sup> PZH	OEAB	В	2	3.8	5.3	1.5	6.6	2	6.1	ns
<sup>t</sup> PZL	OEAB	d	2	3.6	5.1	2	6.2	2	5.7	115
<sup>t</sup> PHZ		А	2	3.6	5.4	1.4	6.6	2	6.2	ns
<sup>t</sup> PLZ	OEBA	A	1.5	3.2	4.7	1.5	5.8	1.5	5.4	115
<sup>t</sup> PHZ	OEAB	В	2	3.4	4.8	1.4	5.6	2	5.4	200
<sup>t</sup> PLZ	UEAD	D	1.5	3.2	4.5	1.5	5.7	1.5	5.2	ns



SCBS247G - AUGUST 1992 - REVISED JULY 1998



#### PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
   C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z<sub>Q</sub> = 50 Ω, t<sub>r</sub> ≤ 2.5 ns, t<sub>f</sub> ≤ 2.5 ns.
- C. All input pulses are supplied by generators having the rollowing characteristics: PRR  $\leq$  10 MHz, 20 = 50 Ω, t<sub>f</sub>  $\leq$  2.5 ns, t<sub>f</sub>  $\leq$  2.5 ns

D. The outputs are measured one at a time with one transition per measurement.

#### Figure 1. Load Circuit and Voltage Waveforms



## PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
5962-9859301QXA	ACTIVE	CFP	WD	56	1	TBD	A42 SNPB	N / A for Pkg Type
74ABT162601DGGRE4	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
74ABT162601DLRG4	ACTIVE	SSOP	DL	56	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT162601DGGR	ACTIVE	TSSOP	DGG	56	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT162601DL	ACTIVE	SSOP	DL	56	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT162601DLG4	ACTIVE	SSOP	DL	56	20	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT162601DLR	ACTIVE	SSOP	DL	56	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SNJ54ABT162601WD	ACTIVE	CFP	WD	56	1	TBD	A42 SNPB	N / A for Pkg Type

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **MECHANICAL DATA**

MCFP010B - JANUARY 1995 - REVISED NOVEMBER 1997

#### **CERAMIC DUAL FLATPACK**

## WD (R-GDFP-F\*\*)

48 LEADS SHOWN



- NOTES: A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. This package can be hermetically sealed with a ceramic lid using glass frit.
  - D. Index point is provided on cap for terminal identification only
  - E. Falls within MIL STD 1835: GDFP1-F48 and JEDEC MO-146AA
    - GDFP1-F56 and JEDEC MO-146AB



# **MECHANICAL DATA**

MSSO001C - JANUARY 1995 - REVISED DECEMBER 2001

#### PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN

DL (R-PDSO-G\*\*)



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MO-118



# **MECHANICAL DATA**

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

### DGG (R-PDSO-G\*\*)

## PLASTIC SMALL-OUTLINE PACKAGE

**48 PINS SHOWN** 



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated