TEXAS INSTRUMENTS

SG2524, SG3524

SLVS077E – APRIL 1977 – REVISED JANUARY 2015

SGx524 Regulating Pulse-Width Modulators

1 Features

- Complete Pulse-Width Modulation (PWM) Power-Control Circuitry
- Uncommitted Outputs for Single-Ended or Push-Pull Applications
- 8 mA (TYP) Standby Current

2 Applications

- Transformer-coupled DC/DC convertors
- Switching-regulators of any polarity

3 Description

The SG2524 and SG3524 devices incorporate all the functions required in the construction of a regulating power supply, inverter, or switching regulator on a single chip. They also can be used as the control element for high-power-output applications. The SG2524 and SG3524 were designed for switching regulators of either polarity, transformer-coupled dc-to-dc converters, transformerless voltage doublers, and polarity-converter applications employing fixed-frequency, pulse-width modulation (PWM) techniques. The complementary output allows either single-ended or push-pull application. Each device includes an on-chip regulator, error amplifier, programmable oscillator, pulse-steering flip-flop, two uncommitted pass transistors, a high-gain comparator, and current-limiting and shutdown circuitry.

Device Information[(1)]

PART NUMBER	PACKAGE (PIN)	BODY SIZE (NOM)
SGx524	SOIC (16)	9.90 mm × 3.91 mm
	PDIP (16)	9.90 mm × 6.35 mm
	NS (16)	10.30 mm × 5.30 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

4 Pinout Drawing

SG2524 . . . D OR N PACKAGE
SG3524 . . . D, N, OR NS PACKAGE
(TOP VIEW)

IN–	1	16 REF OUT
IN+	2	15 V_{CC}
OSC OUT	3	14 EMIT 2
CURR LIM+	4	13 COL 2
CURR LIM–	5	12 COL 1
RT	6	11 EMIT 1
CT	7	10 SHUTDOWN
GND	8	9 COMP

Table of Contents

5 Revision History

Changes from Revision I (February 2003) to Revision J   **Page**

6 Pin Configurations and Functions

SG2524 . . . D OR N PACKAGE
SG3524 . . . D, N, OR NS PACKAGE
(TOP VIEW)

IN–	1	16	REF OUT
IN+	2	15	V_{CC}
OSC OUT	3	14	EMIT 2
CURR LIM+	4	13	COL 2
CURR LIM–	5	12	COL 1
RT	6	11	EMIT 1
CT	7	10	SHUTDOWN
GND	8	9	COMP

Pin Functions

PIN		TYPE	DESCRIPTION
NAME	NO.		
COL 1	12	O	Collector terminal of BJT output 1
COL 2	13	O	Collector terminal of BJT output 2
COMP	9	I/O	Error amplifier compensation pin
CT	7	—	Capacitor terminal used to set oscillator frequency
CURR LIM+	4	I	Positive current limiting amplifier input
CURR LIM-	5	I	Negative current limiting amplifier input
EMIT 1	11	O	Emitter terminal of BJT output 1
EMIT 2	14	O	Emitter terminal of BJT output 2
GND	8	—	Ground
IN+	2	I	Positive error amplifier input
IN-	1	I	Positive error amplifier input
OSC OUT	3	O	Oscillator Output
REF OUT	16	O	Reference regulator output
RT	6	—	Resistor terminal used to set oscillator frequency
SHUTDOWN	10	I	Device shutdown
V_{CC}	15	—	Positive supply

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)[1]

		MIN	MAX	UNIT
V_{CC}	Supply voltage[2][3]		40	V
I_{CC}	Collector output current		100	mA
$I_{O(ref)}$	Reference output current		50	mA
	Current through CT terminal	−5		mA
T_J	Maximum junction temperature		150	°C
	Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds		260	°C
T_{stg}	Storage temperature range	−65	150	°C

(1) Stresses beyond those listed under *Absolute Maximum Ratings* table may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* table are not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) All voltage values are with respect to network ground terminal.
(3) The reference regulator may be bypassed for operation from a fixed 5-V supply by connecting the VCC and reference output (REF OUT) pin both to the supply voltage. In this configuration, the maximum supply voltage is 6 V.

7.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins[1]	1000	V
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins[2]	1000	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_{CC}	Supply Voltage		8	40	V
	Reference output current		0	50	mA
	Current through CT terminal		−0.03	−2	mA
R_T	Timing resistor		1.8	100	kΩ
C_T	Timing capacitor		0.001	0.1	µF
T_A	Operating free-air temperature	SG2524	−25	85	°C
		SG3524	0	70	

7.4 Thermal Information

		SGx524			UNIT
THERMAL METRIC[1]		D	N	NS	
		16 PINS			
$R_{\theta JA}$	Junction-to-ambient thermal resistance[2][3]	73	67	64	°C/W

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, SPRA953.
(2) Maximum power dissipation is a function of T_J(max), θJA, and T_A. The maximum allowable power dissipation at any allowable ambient temperature is PD = (TJ(max) – TA)/θJA. Operation at the absolute maximum TJ of 150°C can impact reliability.
(3) The package thermal impedance is calculated in accordance with JESD 51-7.

7.5 Electrical Characteristics

over operating free-air temperature range, V_{CC} = 20 V, f = 20 kHz (unless otherwise noted)

PARAMETER		TEST CONDITIONS[1]	SG2524			SG3524			UNIT
			MIN	TYP[1]	MAX	MIN	TYP[2]	MAX	
Reference section									
	Output voltage		4.8	5	5.2	4.6	5	5.4	V
	Input Regulation	V_{CC} = 8 V to 40 V		10	20		10	30	mV
	Ripple rejection	f = 120 Hz		66			66		dB
	Output regulation	I_O = 0 mA to 20 mA		20	50		20	50	mV
	Output voltage change with temperature	T_A = MIN to MAX		0.3%	1%		0.3%	1%	
	Short-circuit output current[3]	V_{ref} = 0		100			100		mA
Error Amplifier section									
V_{IO}	Input offset voltage	V_{IC} = 2.5 V		0.5	5		2	10	mV
I_{IB}	Input bias current	V_{IC} = 2.5 V		2	10		2	10	µA
	Open-loop voltage amplification		72	80		60	80		dB
V_{ICR}	Common-monde input voltage range	T_A = 25°C	1.8 to 3.4			1.8 to 3.4			V
CMMR	Common-mode rejection ratio			70			70		dB
B_1	Unity-gain bandwidth			3			3		MHz
	Output swing	T_A = 25°C	0.5		3.8	0.5		3.8	V

(1) For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
(2) All typical values, except for temperature coefficients, are at T_A = 25°C.
(3) Standard deviation is a measure of the statistical distribution about the mean, as derived from the formula:

$$\sigma = \sqrt{\frac{\sum_{n-1}^{N}\left(x_n - \bar{x}\right)^2}{N-1}}$$

7.6 Electrical Characteristics — Continued, Both Parts

over operating free-air temperature range, V_{CC} = 20 V, f = 20 kHz (unless otherwise noted)

| PARAMETER		TEST CONDITIONS[1]	MIN	TYP[2]	MAX	UNIT
Oscillator section						
f_{OSC}	Oscillator frequency	C_T = 0.001 µF, R_T = 2 kΩ		450		kHz
	Standard deviation of frequency[3]	All values of voltage, temperature, resistance, and capacitance constant		5		—
Δf_{OSC}	Frequency chance with voltage	V_{CC} = 8 V to 40 V, T_A = 25°C			1%	—
	Frequency change with temperature	T_A = MIN to MAX			2%	
	Output amplitude at OSC OUT	T_A = 25°C		3.5		V
t_W	Output pulse duration (width) at OSC OUT	C_T = 0.01 µF, TA = 25°C		0.5		µs
Output section						
$V_{(BR)CE}$	Collector-emitter breakdown voltage		40			V
	Collector off-state current	V_{CE} = 40 V		0.01	50	µA
V_{sat}	Collector-emitter saturation voltage	I_C = 50 mA		1	2	V
V_O	Emitter output voltage	V_C = 20 V, I_E = −250 µA	17	18		V
t_r	Turn-off voltage rise time	R_C = 2 kΩ		0.2		µs
t_f	Turn-on voltage fall time	R_C = 2 kΩ		0.1		µs
Comparator section						
	Maximum duty cycle, each output		45%			
V_{IT}	Input threshold voltage at COMP	Zero duty cycle		1		V
		Maximum duty cycle		3.5		
I_{IB}	Input bias current			−1		µA
Current limiting section						
V_I	Input voltage range		−1		1	V
$V_{(SENSE)}$	Sense voltage at T_A = 25°C	$V_{(IN+)}$–$V_{(IN−)}$ ≥ 50 mV $V_{(COMP)}$ 2 V	175	200	225	mV
	Temperature coefficient of sense voltage			0.2		mV/°C
Total Device						
I_{st}	Standby current	V_{CC} = 40 V, IN–, CURR LIM+, C_T, GND, COMP, EMIT 1, EMIT 2 grounded, IN+ at 2 V, All other inputs and outputs open		8	10	mA

(1) For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.
(2) All typical values, except for temperature coefficients, are at T_A = 25°C.
(3) Standard deviation is a measure of the statistical distribution about the mean, as derived from the formula:

$$\sigma = \sqrt{\frac{\sum_{n-1}^{N}\left(x_n - \bar{x}\right)^2}{N-1}}$$

Product Folder Links: *SG2524 SG3524*

7.7 Typical Characteristics

Figure 1. Open-Loop Voltage Amplification of Error Amplifier vs Frequency

Figure 2. Oscillator Frequency vs Timing Resistance

Submit Documentation Feedback   7

Product Folder Links: *SG2524 SG3524*

# 8   Parameter Measurement Information

**Figure 3. General Test Circuit**

Figure 4. Switching Times

9 Detailed Description

9.1 Overview

SGx524 is a fixed-frequency pulse-width-modulation (PWM) voltage-regulator control circuit. The regulator operates at a fixed frequency that is programmed by one timing resistor, R_T, and one timing capacitor, C_T. R_T establishes a constant charging current for C_T. This results in a linear voltage ramp at C_T, which is fed to the comparator, providing linear control of the output pulse duration (width) by the error amplifier.

The SGx524 contains an onboard 5-V regulator that serves as a reference, as well as supplying the SGx524 internal regulator control circuitry. The internal reference voltage is divided externally by a resistor ladder network to provide a reference within the common-mode range of the error amplifier as shown in Figure 11, or an external reference can be used.

The output is sensed by a second resistor divider network and the error signal is amplified. This voltage is then compared to the linear voltage ramp at C_T. The resulting modulated pulse out of the high-gain comparator then is steered to the appropriate output pass transistor (Q1 or Q2) by the pulse-steering flip-flop, which is synchronously toggled by the oscillator output. The oscillator output pulse also serves as a blanking pulse to ensure both outputs are never on simultaneously during the transition times. The duration of the blanking pulse is controlled by the value of C_T.

The outputs may be applied in a push-pull configuration in which their frequency is one-half that of the base oscillator, or paralleled for single-ended applications in which the frequency is equal to that of the oscillator. The output of the error amplifier shares a common input to the comparator with the current-limiting and shut-down circuitry and can be overridden by signals from either of these inputs. This common point is pinned out externally via the COMP pin, which can be employed to either control the gain of the error amplifier or to compensate it. In addition, the COMP pin can be used to provide additional control to the regulator.

9.2 Functional Block Diagram

A. Resistor values shown are nominal.

9.3 Feature Description

9.3.1 Blanking

The output pulse of the oscillator is used as a blanking pulse at the output. This pulse duration is controlled by the value of C_T as shown in Figure 2. If small values of C_T are required, the oscillator output pulse duration can be maintained by applying a shunt capacitance from OSC OUT to ground.

9.3.2 Error Amplifier

The error amplifier is a differential-input transconductance amplifier. The output is available for DC gain control or AC phase compensation. The compensation node (COMP) is a high-impedance node ($R_L = 5$ MΩ). The gain of the amplifier is AV = (0.002 Ω–1)R_L and easily can be reduced from a nominal 10,000 by an external shunt resistance from COMP to ground. Refer to Figure 1 for data.

9.3.3 Compensation

COMP, as previously discussed, is made available for compensation. Since most output filters introduce one or more additional poles at frequencies below 200 Hz, which is the pole of the uncompensated amplifier, introduction of a zero to cancel one of the output filter poles is desirable. This can be accomplished best with a series RC circuit from COMP to ground in the range of 50 kΩ and 0.001 µF. Other frequencies can be canceled by use of the formula f ≈ 1/RC.

9.3.4 Output Circuitry

SGx524 contains two identical npn transistors, the collectors and emitters of which are uncommitted. Each transistor has antisaturation circuitry that limits the current through that transistor to a maximum of 100 mA for fast response.

9.3.5 Current Limiting

A current-limiting sense amplifier is provided in the SGx524 device. The current-limiting sense amplifier exhibits a threshold of 200 mV ±25 mV and must be applied in the ground line since the voltage range of the inputs is limited to 1 V to –1 V. Caution should be taken to ensure the –1-V limit is not exceeded by either input, otherwise, damage to the device may result.

Foldback current limiting can be provided with the network shown in Figure 5. The current-limit schematic is shown in Figure 6.


$$I_{O(max)} = \frac{1}{R_S}\left(200 \text{ mV} + \frac{V_O R2}{R1+R2}\right)$$

$$I_{OS} = \frac{200 \text{ mV}}{R_S}$$

Figure 5. Foldback Current Limiting for Shorted Output Conditions

Product Folder Links: *SG2524 SG3524*

Feature Description (continued)

Figure 6. Current-Limit Schematic

9.4 Device Functional Modes

9.4.1 Synchronous Operation

When an external clock is desired, a clock pulse of approximately 3 V can be applied directly to the oscillator output terminal. The impedance to ground at this point is approximately 2 kΩ. In this configuration, $R_T C_T$ must be selected for a clock period slightly greater than that of the external clock.

If two or more SGx524 regulators are operated synchronously, all oscillator output terminals must be tied together. The oscillator programmed for the minimum clock period is the master from which all the other SGx524s operate. In this application, the $C_T R_T$ values of the slaved regulators must be set for a period approximately 10% longer than that of the master regulator. In addition, CT (master) = 2 C_T (slave) to ensure that the master output pulse, which occurs first, has a longer pulse duration and, subsequently, resets the slave regulators.

9.4.2 Shutdown Circuitry

COMP also can be employed to introduce external control of the SGx524. Any circuit that can sink 200 µA can pull the compensation terminal to ground and, thus, disable the SGx524.

In addition to constant-current limiting, CURR LIM+ and CURR LIM– also can be used in transformer-coupled circuits to sense primary current and shorten an output pulse should transformer saturation occur. CURR LIM– also can be grounded to convert CURR LIM+ into an additional shutdown terminal.

10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

There are a wide variety of output configurations possible when considering the application of the SG2524 as a voltage-regulator control circuit. They can be segregated into three basic categories:

- Capacitor-diode-coupled voltage multipliers
- Inductor-capacitor-implemented single-ended circuits
- Transformer-coupled circuits

Examples of these categories are shown in Figure 7, Figure 8, and Figure 9, respectively. *Typical Application* demonstrates how to set up the SG2524 for a capacitor-diode output design. The same techniques for setting up the internal circuitry of the IC may also be used for the other two output stage examples shown *Examples of Other Output Stages*.

Figure 7. Capacitor-Diode-Coupled Voltage-Multiplier Output Stages

Application Information (continued)

$V_I > V_O$

$V_I < V_O$

$| +V_I | < | -V_O |$

Figure 8. Single-Ended Inductor Circuit

Push-Pull

Flyback

Figure 9. Transformer-Coupled Outputs

Product Folder Links: *SG2524 SG3524*

10.2 Typical Application

10.2.1 Capacitor-Diode Output

Figure 10. Capacitor-Diode Output Circuit Schematic

10.2.1.1 Design Requirements

- 15-V supply voltage
- –5-V output voltage

10.2.1.2 Detailed Design Procedure

10.2.1.2.1 Oscillator

The oscillator controls the frequency of the SG2524 and is programmed by RT and CT as shown in Figure 12.

$$f \approx \frac{1.30}{R_T R_C}$$

where

- R_T is in kΩ
- C_T is in µF
- f is in kHz   (1)

Practical values of CT fall between 0.001 µF and 0.1 µF. Practical values of RT fall between 1.8 kΩ and 100 kΩ. This results in a frequency range typically from 130 Hz to 722 kHz.

10.2.1.2.2 Voltage Reference

The 5-V internal reference can be employed by use of an external resistor divider network to establish a reference common-mode voltage range (1.8 V to 3.4 V) within the error amplifiers (see Figure 11), or an external reference can be applied directly to the error amplifier. For operation from a fixed 5-V supply, the internal reference can be bypassed by applying the input voltage to both the V_{CC} and V_{REF} terminals. In this configuration, however, the input voltage is limited to a maximum of 6 V.

Typical Application (continued)

Figure 11. Error-Amplifier Bias Circuits

10.2.1.3 Application Curves

Figure 12. Output Dead Time vs Timing Capacitance

Product Folder Links: *SG2524 SG3524*

10.3 Examples of Other Output Stages

10.3.1 Flyback Converter

Figure 13. Flyback Converter Circuit Schematic

10.3.2 Single-Ended LC

Figure 14. Single-Ended LC Circuit Schematic

Product Folder Links: *SG2524 SG3524*

Examples of Other Output Stages (continued)

10.3.3 Push-Pull Transformer-Coupled

Figure 15. Push-Pull Transformer-Coupled Circuit Schematic

Product Folder Links: *SG2524 SG3524*

11 Power Supply Recommendations

SGx524 is designed to operate from an input voltage supply range between 8 V and 40 V. This input supply should be well regulated. If the input supply is located more than a few inches from the device, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. A tantalum capacitor with a value of 47 µF is a typical choice, however this may vary depending upon the output power being delivered.

12 Layout

12.1 Layout Guidelines

Always try to use a low EMI inductor with a ferrite type closed core. Some examples would be toroid and encased E core inductors. Open core can be used if they have low EMI characteristics and are located a bit more away from the low power traces and components. Make the poles perpendicular to the PCB as well if using an open core. Stick cores usually emit the most unwanted noise.

12.1.1 Feedback Traces

Try to run the feedback trace as far from the inductor and noisy power traces as possible. You would also like the feedback trace to be as direct as possible and somewhat thick. These two sometimes involve a trade-off, but keeping it away from inductor EMI and other noise sources is the more critical of the two. Run the feedback trace on the side of the PCB opposite of the inductor with a ground plane separating the two.

12.1.2 Input/Output Capacitors

When using a low value ceramic input filter capacitor, it should be located as close to the VIN pin of the IC as possible. This will eliminate as much trace inductance effects as possible and give the internal IC rail a cleaner voltage supply. Some designs require the use of a feed-forward capacitor connected from the output to the feedback pin as well, usually for stability reasons. In this case it should also be positioned as close to the IC as possible. Using surface mount capacitors also reduces lead length and lessens the chance of noise coupling into the effective antenna created by through-hole components.

12.1.3 Compensation Components

External compensation components for stability should also be placed close to the IC. Surface mount components are recommended here as well for the same reasons discussed for the filter capacitors. These should not be located very close to the inductor either.

12.1.4 Traces and Ground Planes

Make all of the power (high-current) traces as short, direct, and thick as possible. It is good practice on a standard PCB board to make the traces an absolute minimum of 15 mils (0.381 mm) per ampere. The inductor, output capacitors, and output diode should be as close to each other possible. This helps reduce the EMI radiated by the power traces due to the high switching currents through them. This will also reduce lead inductance and resistance as well, which in turn reduces noise spikes, ringing, and resistive losses that produce voltage errors.

The grounds of the IC, input capacitors, output capacitors, and output diode (if applicable) should be connected close together directly to a ground plane. It would also be a good idea to have a ground plane on both sides of the PCB. This will reduce noise as well by reducing ground loop errors as well as by absorbing more of the EMI radiated by the inductor. For multi-layer boards with more than two layers, a ground plane can be used to separate the power plane (where the power traces and components are) and the signal plane (where the feedback and compensation and components are) for improved performance. On multi-layer boards the use of vias will be required to connect traces and different planes. It is good practice to use one standard via per 200 mA of current if the trace will need to conduct a significant amount of current from one plane to the other.

Arrange the components so that the switching current loops curl in the same direction. Due to the way switching regulators operate, there are two power states. One state when the switch is on and one when the switch is off. During each state there will be a current loop made by the power components that are currently conducting. Place the power components so that during each of the two states the current loop is conducting in the same direction. This prevents magnetic field reversal caused by the traces between the two half-cycles and reduces radiated EMI.

12.2 Layout Example

Figure 16. Layout Example for SG2524

Product Folder Links: *SG2524 SG3524*

13 Device and Documentation Support

13.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 1. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
SG2524	Click here	Click here	Click here	Click here	Click here
SG3524	Click here	Click here	Click here	Click here	Click here

13.2 Trademarks

All trademarks are the property of their respective owners.

13.3 Electrostatic Discharge Caution

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

13.4 Glossary

SLYZ022 — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SG2524D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-25 to 85	SG2524	Samples
SG2524DE4	ACTIVE	SOIC	D	16		TBD	Call TI	Call TI	-25 to 85		Samples
SG2524DG4	ACTIVE	SOIC	D	16		TBD	Call TI	Call TI	-25 to 85		Samples
SG2524DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-25 to 85	SG2524	Samples
SG2524DRE4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-25 to 85	SG2524	Samples
SG2524DRG4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-25 to 85	SG2524	Samples
SG2524J	OBSOLETE	CDIP	J	16		TBD	Call TI	Call TI	-25 to 85		
SG2524N	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-25 to 85	SG2524N	Samples
SG2524NE4	ACTIVE	PDIP	N	16		TBD	Call TI	Call TI	-25 to 85		Samples
SG3524D	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	SG3524	Samples
SG3524DE4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	SG3524	Samples
SG3524DG4	ACTIVE	SOIC	D	16	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	SG3524	Samples
SG3524DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	SG3524	Samples
SG3524DRE4	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	SG3524	Samples
SG3524DRG4	ACTIVE	SOIC	D	16		TBD	Call TI	Call TI	0 to 70		Samples
SG3524J	OBSOLETE	CDIP	J	16		TBD	Call TI	Call TI	0 to 70		
SG3524N	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SG3524N	Samples
SG3524NE4	ACTIVE	PDIP	N	16	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SG3524N	Samples

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
SG3524NS	OBSOLETE	SO	NS	16		Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	SG3524	
SG3524NSR	ACTIVE	SO	NS	16	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	SG3524	Samples
SG3524NSRE4	ACTIVE	SO	NS	16		TBD	Call TI	Call TI	0 to 70		Samples
SG3524NSRG4	ACTIVE	SO	NS	16		TBD	Call TI	Call TI	0 to 70		Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

![Texas Instruments logo] **PACKAGE MATERIALS INFORMATION**

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSIONS

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SG2524DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SG2524DRG4	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SG3524DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
SG3524NSR	SO	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1

PACKAGE MATERIALS INFORMATION

TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SG2524DR	SOIC	D	16	2500	333.2	345.9	28.6
SG2524DRG4	SOIC	D	16	2500	333.2	345.9	28.6
SG3524DR	SOIC	D	16	2500	333.2	345.9	28.6
SG3524NSR	SO	NS	16	2000	367.0	367.0	38.0

DIM \ PINS **	14	16	18	20
A	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC
B MAX	0.785 (19,94)	.840 (21,34)	0.960 (24,38)	1.060 (26,92)
B MIN	——	——	——	——
C MAX	0.300 (7,62)	0.300 (7,62)	0.310 (7,87)	0.300 (7,62)
C MIN	0.245 (6,22)	0.245 (6,22)	0.220 (5,59)	0.245 (6,22)

4040083/F 03/03

NOTES:
A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. This package is hermetically sealed with a ceramic lid using glass frit.
D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
E. Falls within MIL STD 1835 GDIP1—T14, GDIP1—T16, GDIP1—T18 and GDIP1—T20.

N (R−PDIP−T**) PLASTIC DUAL−IN−LINE PACKAGE

16 PINS SHOWN

DIM \ PINS **	14	16	18	20
A MAX	0.775 (19,69)	0.775 (19,69)	0.920 (23,37)	1.060 (26,92)
A MIN	0.745 (18,92)	0.745 (18,92)	0.850 (21,59)	0.940 (23,88)
MS−001 VARIATION (C)	AA	BB	AC	AD

0.260 (6,60) / 0.240 (6,10)

0.070 (1,78) / 0.045 (1,14) (D)

0.045 (1,14) / 0.030 (0,76) (D)

0.020 (0,51) MIN

0.200 (5,08) MAX

Seating Plane

0.125 (3,18) MIN

0.100 (2,54)

0.021 (0,53) / 0.015 (0,38)

⊕ 0.010 (0,25) (M)

14/18 Pin Only
20 Pin vendor option (D)

0.325 (8,26) / 0.300 (7,62)

0.015 (0,38)

Gauge Plane

0.010 (0,25) NOM

0.430 (10,92) MAX

4040049/E 12/2002

NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
(C) Falls within JEDEC MS−001, except 18 and 20 pin minimum body length (Dim A).
(D) The 20 pin end lead shoulder width is a vendor option, either half or full width.

D (R−PDSO−G16)   PLASTIC SMALL OUTLINE

0.394 (10,00)
0.386 (9,80)
C

16   9

0.244 (6,20)
0.228 (5,80)

0.157 (4,00)
0.150 (3,80)   D

1   8

Pin 1
Index Area

0.050 (1,27)

0.020 (0,51)
0.012 (0,31)

⊕ 0.010 (0,25) M

0.069 (1,75) Max

0.010 (0,25)
0.004 (0,10)

0.010 (0,25)
0.005 (0,13)

0.004 (0,10)

Gauge Plane

Seating Plane

0.010 (0,25)   0°−8°

0.050 (1,27)
0.016 (0,40)

4040047−6/M   06/11

NOTES: A. All linear dimensions are in inches (millimeters).
         B. This drawing is subject to change without notice.
         C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall
             not exceed 0.006 (0,15) each side.
         D. Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
         E. Reference JEDEC MS−012 variation AC.

TEXAS
INSTRUMENTS
www.ti.com

D (R−PDSO−G16)   PLASTIC SMALL OUTLINE

Example Board Layout
(Note C)

Stencil Openings
(Note D)

14x1,27

16x0,55

14x1,27

16x1,50

5,40

5.40

Example
Non Soldermask Defined Pad

Example
Pad Geometry
(See Note C)

0,60

1,55

Example
Solder Mask Opening
(See Note E)

0,07

All Around

4211283−4/E 08/12

NOTES: A. All linear dimensions are in millimeters.
        B. This drawing is subject to change without notice.
        C. Publication IPC−7351 is recommended for alternate designs.
        D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should
            contact their board assembly site for stencil design recommendations. Refer to IPC−7525 for other stencil recommendations.
        E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

MECHANICAL DATA

1,27

0,51 / 0,35   ⊕ 0,25 Ⓜ

14   8

5,60 / 5,00   8,20 / 7,40

1   7

A

0,15 NOM

Gage Plane

0,25

0°–10°

1,05 / 0,55

0,15 / 0,05

2,00 MAX

Seating Plane

⌒ 0,10

DIM \ PINS **	14	16	20	24
A MAX	10,50	10,50	12,90	15,30
A MIN	9,90	9,90	12,30	14,70

4040062/C 03/03

NOTES: A.   All linear dimensions are in millimeters.
         B.   This drawing is subject to change without notice.
         C.   Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	**TI E2E Community**	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconnectivity		