LM5109B

LM5109B High Voltage 1A Peak Half Bridge Gate Driver

![Texas Instruments logo]

Literature Number: SNVS477A

February 2007

National Semiconductor

LM5109B
High Voltage 1A Peak Half Bridge Gate Driver

General Description

The LM5109B is a cost effective, high voltage gate driver designed to drive both the high-side and the low-side N-Channel MOSFETs in a synchronous buck or a half bridge configuration. The floating high-side driver is capable of working with rail voltages up to 90V. The outputs are independently controlled with TTL compatible input thresholds. The robust level shift technology operates at high speed while consuming low power and providing clean level transitions from the control input logic to the high-side gate driver. Under-voltage lockout is provided on both the low-side and the high-side power rails. The device is available in the SOIC-8 and the thermally enhanced LLP-8 packages.

Features

- Drives both a high-side and low-side N-Channel MOSFET
- 1A peak output current (1.0A sink / 1.0A source)
- Independent TTL compatible inputs
- Bootstrap supply voltage to 108V DC

- Fast propagation times (30 ns typical)
- Drives 1000 pF load with 15ns rise and fall times
- Excellent propagation delay matching (2 ns typical)
- Supply rail under-voltage lockout
- Low power consumption
- Pin compatible with ISL6700

Typical Applications

- Current Fed push-pull converters
- Half and Full Bridge power converters
- Solid state motor drives
- Two switch forward power converters

Package

- SOIC-8
- LLP-8 (4 mm x 4 mm)

Simplified Block Diagram

20211901

FIGURE 1.

Connection Diagrams

20211902

20211903

FIGURE 2.

Ordering Information

Ordering Number	Package Type	NSC Package Drawing	Supplied As
LM5109BMA	SOIC-8	M08A	95 Units in anti static rails
LM5109BMAX	SOIC-8	M08A	2500 Units on Tape & Reel
LM5109BSD	LLP-8	SDC08A	1000 Units on Tape & Reel
LM5109BSDX	LLP-8	SDC08A	4500 Units on Tape & Reel

Pin Descriptions

Pin #		Name	Description	Application Information
SO-8	LLP-8			
1	1	V_{DD}	Positive gate drive supply	Locally decouple to V_{SS} using low ESR/ESL capacitor located as close to IC as possible.
2	2	HI	High side control input	The HI input is compatible with TTL input thresholds. Unused HI input should be tied to ground and not left open.
3	3	LI	Low side control input	The LI input is compatible with TTL input thresholds. Unused LI input should be tied to ground and not left open.
4	4	V_{SS}	Ground reference	All signals are referenced to this ground.
5	5	LO	Low side gate driver output	Connect to the gate of the low-side N-MOS device.
6	6	HS	High side source connection	Connect to the negative terminal of the bootstrap capacitor and to the source of the high-side N-MOS device.
7	7	HO	High side gate driver output	Connect to the gate of the high-side N-MOS device.
8	8	HB	High side gate driver positive supply rail	Connect the positive terminal of the bootstrap capacitor to HB and the negative terminal of the bootstrap capacitor to HS. The bootstrap capacitor should be placed as close to IC as possible.

Note: For LLP-8 package it is recommended that the exposed pad on the bottom of the package be soldered to ground plane on the PCB and the ground plane should extend out from underneath the package to improve heat dissipation.

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

V_{DD} to V_{SS}	-0.3V to 18V
HB to HS	−0.3V to 18V
LI or HI to V_{SS}	−0.3V to V_{DD} +0.3V
LO to V_{SS}	−0.3V to V_{DD} +0.3V
HO to V_{SS}	V_{HS} −0.3V to V_{HB} +0.3V
HS to V_{SS} (Note 6)	−5V to 90V
HB to V_{SS}	108V

Junction Temperature	-40°C to +150°C
Storage Temperature Range	−55°C to +150°C
ESD Rating HBM (Note 2)	1.5 kV

Recommended Operating Conditions

V_{DD}	8V to 14V
HS (Note 6)	−1V to 90V
HB	V_{HS} +8V to V_{HS} +14V
HS Slew Rate	< 50 V/ns
Junction Temperature	−40°C to +125°C

Electrical Characteristics

Specifications in standard typeface are for T_J = +25°C, and those in **boldface type** apply over the full **operating junction temperature range**. Unless otherwise specified, $V_{DD} = V_{HB}$ = 12V, $V_{SS} = V_{HS}$ = 0V, No Load on LO or HO (Note 4).

Symbol	Parameter	Conditions	Min	Typ	Max	Units
SUPPLY CURRENTS						
I_{DD}	V_{DD} Quiescent Current	LI = HI = 0V		0.3	**0.6**	mA
I_{DDO}	V_{DD} Operating Current	f = 500 kHz		1.8	**2.9**	mA
I_{HB}	Total HB Quiescent Current	LI = HI = 0V		0.06	**0.2**	mA
I_{HBO}	Total HB Operating Current	f = 500 kHz		1.4	**2.8**	mA
I_{HBS}	HB to V_{SS} Current, Quiescent	$V_{HS} = V_{HB}$ = 90V		0.1	**10**	µA
I_{HBSO}	HB to V_{SS} Current, Operating	f = 500 kHz		0.5		mA
INPUT PINS LI and HI						
V_{IL}	Low Level Input Voltage Threshold		**0.8**	1.8		V
V_{IH}	High Level Input Voltage Threshold			1.8	**2.2**	V
R_I	Input Pulldown Resistance		**100**	200	**500**	kΩ
UNDER VOLTAGE PROTECTION						
V_{DDR}	V_{DD} Rising Threshold	$V_{DDR} = V_{DD} - V_{SS}$	**6.0**	6.7	**7.4**	V
V_{DDH}	V_{DD} Threshold Hysteresis			0.5		V
V_{HBR}	HB Rising Threshold	$V_{HBR} = V_{HB} - V_{HS}$	**5.7**	6.6	**7.1**	V
V_{HBH}	HB Threshold Hysteresis			0.4		V
LO GATE DRIVER						
V_{OLL}	Low-Level Output Voltage	I_{LO} = 100 mA $V_{OHL} = V_{LO} - V_{SS}$		0.38	**0.65**	V
V_{OHL}	High-Level Output Voltage	I_{LO} = −100 mA, $V_{OHL} = V_{DD} - V_{LO}$		0.72	**1.20**	V
I_{OHL}	Peak Pullup Current	V_{LO} = 0V		1.0		A
I_{OLL}	Peak Pulldown Current	V_{LO} = 12V		1.0		A
HO GATE DRIVER						
V_{OLH}	Low-Level Output Voltage	I_{HO} = 100 mA $V_{OLH} = V_{HO} - V_{HS}$		0.38	**0.65**	V
V_{OHH}	High-Level Output Voltage	I_{HO} = −100 mA $V_{OHH} = V_{HB} - V_{HO}$		0.72	**1.20**	V
I_{OHH}	Peak Pullup Current	V_{HO} = 0V		1.0		A
I_{OLH}	Peak Pulldown Current	V_{HO} = 12V		1.0		A
THERMAL RESISTANCE						
θ_{JA}	Junction to Ambient	SOIC-8 (Note 3), (Note 5)		160		°C/W
		LLP-8 (Note 3), (Note 5)		40		

Switching Characteristics

Specifications in standard typeface are for T_J = +25°C, and those in **boldface type** apply over the full **operating junction temperature range**. Unless otherwise specified, V_{DD} = V_{HB} = 12V, V_{SS} = V_{HS} = 0V, No Load on LO or HO.

Symbol	Parameter	Conditions	Min	Typ	Max	Units
t_{LPHL}	Lower Turn-Off Propagation Delay (LI Falling to LO Falling)			30	**56**	ns
t_{HPHL}	Upper Turn-Off Propagation Delay (HI Falling to HO Falling)			30	**56**	ns
t_{LPLH}	Lower Turn-On Propagation Delay (LI Rising to LO Rising)			32	**56**	ns
t_{HPLH}	Upper Turn-On Propagation Delay (HI Rising to HO Rising)			32	**56**	ns
t_{MON}	Delay Matching: Lower Turn-On and Upper Turn-Off			2	**15**	ns
t_{MOFF}	Delay Matching: Lower Turn-Off and Upper Turn-On			2	**15**	ns
t_{RC}, t_{FC}	Either Output Rise/Fall Time	C_L = 1000 pF		15	-	ns
t_{PW}	Minimum Input Pulse Width that Changes the Output			50		ns

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the component may occur. Operating Ratings are conditions under which operation of the device is guaranteed. Operating Ratings do not imply guaranteed performance limits. For guaranteed performance limits and associated test conditions, see the Electrical Characteristics tables.

Note 2: The human body model is a 100 pF capacitor discharged through a 1.5kΩ resistor into each pin.

Note 3: 4 layer board with Cu finished thickness 1.5/1/1/1.5 oz. Maximum die size used. 5x body length of Cu trace on PCB top. 50 x 50mm ground and power planes embedded in PCB. See Application Note AN-1187.

Note 4: Min and Max limits are 100% production tested at 25°C. Limits over the operating temperature range are guaranteed through correlation using Statistical Quality Control (SQC) methods. Limits are used to calculate National's Average Outgoing Quality Level (AOQL).

Note 5: The θ_{JA} is not a constant for the package and depends on the printed circuit board design and the operating conditions.

Note 6: In the application the HS node is clamped by the body diode of the external lower N-MOSFET, therefore the HS voltage will generally not exceed -1V. However in some applications, board resistance and inductance may result in the HS node exceeding this stated voltage transiently.

If negative transients occur on HS, the HS voltage must never be more negative than V_{DD} - 15V. For example, if V_{DD} = 10V, the negative transients at HS must not exceed -5V.

Typical Performance Characteristics

V_DD Operating Current vs Frequency

20211904

HB Operating Current vs Frequency

20211905

Operating Current vs Temperature

20211906

Quiescent Current vs Temperature

20211907

Quiescent Current vs Voltage


20211908

Propagation Delay vs Temperature

20211909

LO and HO High Level Output Voltage vs Temperature



20211910

LO and HO Low Level Output Voltage vs Temperature

20211911

Undervoltage Rising Thresholds vs Temperature

20211914

Undervoltage Hysteresis vs Temperature

20211915

Input Thresholds vs Temperature

20211916

Input Thresholds vs Supply Voltage

20211917

Timing Diagram

20211918

FIGURE 3.

Layout Considerations

Optimum performance of high and low-side gate drivers can-not be achieved without taking due considerations during circuit board layout. The following points are emphasized:

1. Low ESR / ESL capacitors must be connected close to the IC between VDD and VSS pins and between HB and HS pins to support high peak currents being drawn from VDD and HB during the turn-on of the external MOSFETs.

2. To prevent large voltage transients at the drain of the top MOSFET, a low ESR electrolytic capacitor and a good quality ceramic capacitor must be connected between the MOSFET drain and ground (VSS).

3. In order to avoid large negative transients on the switch node (HS) pin, the parasitic inductances between the source of the top MOSFET and the drain of the bottom MOSFET (synchronous rectifier) must be minimized.

4. Grounding considerations:
    a) The first priority in designing grounding connections is to confine the high peak currents that charge and discharge the MOSFET gates to a minimal physical area. This will decrease the loop inductance and minimize noise issues on the gate terminals of the MOSFETs. The gate driver should be placed as close as possible to the MOSFETs.
    b) The second consideration is the high current path that includes the bootstrap capacitor, the bootstrap diode, the local ground referenced bypass capacitor, and the low-side MOSFET body diode. The bootstrap capacitor is recharged on a cycle-by-cycle basis through the bootstrap diode from the ground referenced VDD bypass capacitor. The recharging occurs in a short time interval and involves high peak current. Minimizing this loop length and area on the circuit board is important to ensure reliable operation.

HS Transient Voltages Below Ground

The HS node will always be clamped by the body diode of the lower external FET. In some situations, board resistances and inductances can cause the HS node to transiently swing sev-eral volts below ground. The HS node can swing below ground provided:

1. HS must always be at a lower potential than HO. Pulling HO more than -0.3V below HS can activate parasitic transistors resulting in excessive current flow from the HB supply, possibly resulting in damage to the IC. The same relationship is true with LO and VSS. If necessary, a Schottky diode can be placed externally between HO and HS or LO and GND to protect the IC from this type of transient. The diode must be placed as close to the IC pins as possible in order to be effective.

2. HB to HS operating voltage should be 15V or less. Hence, if the HS pin transient voltage is -5V, VDD should be ideally limited to 10V to keep HB to HS below 15V.

3. Low ESR bypass capacitors from HB to HS and from VDD to VSS are essential for proper operation. The capacitor should be located at the leads of the IC to minimize series inductance. The peak currents from LO and HO can be quite large. Any series inductances with the bypass capacitor will cause voltage ringing at the leads of the IC which must be avoided for reliable operation.

Physical Dimensions inches (millimeters) unless otherwise noted

A
4.9±0.1
[.193±.004]
NOT INCLUDING MOLD FLASH
0.15[.006] MAX PER END

B

6±0.2
[.236±.008]

3.9±0.1
[.154±.004]
NOT INCLUDING
MOLD FLASH

PIN 1 ID

8X (0.6)
[.02]

8X (2.2)
[.09]

(5.2)
[.20]

6X (1.27)
[.05]

RECOMMENDED LAND PATTERN

1.35-1.75
[.053-.069]
TYP

6X 1.27
[.050]

(1.45)
[.057]

0.1[.004] C

C

8X 0.35-0.51
[.0138-.0200]

0.25[.0101(M)] C A(S) B(S)

0.10-0.25
[.004-.010]
TYP

R0.18±0.02
[.007±.0008]

R0.23±0.02
[.009±.0008]

0.25
[.010]
GAGE PLANE

0°-8°

0.41-1.27
[.016-.050]

(1.04)
[.041]

45° X 0.25-0.50
[.010-.020]

SEATING
PLANE

0.190-0.248
[.0075-.0098]
TYP

CONTROLLING DIMENSION IS MILLIMETER
VALUES IN [ ] ARE INCHES
DIMENSIONS IN ( ) FOR REFERENCE ONLY

M08A (Rev L)

Controlling dimension is inch. Values in [ ] are millimeters.

Notes: Unless otherwise specified.

1. Standard lead finish to be 200 microinches/5.08 micrometers minimum lead/tin (solder) on copper.

2. Dimension does not include mold flash.

3. Reference JEDEC registration MS-012, Variation AA, dated May 1990.

SOIC-8 Outline Drawing
NS Package Number M08A

DIMENSIONS ARE IN MILLIMETERS
DIMENSIONS IN ( ) FOR REFERENCE ONLY

(8X 0.6)

(8X 0.3)

(6X 0.8)

(3)

(2.6)

(3.8)

RECOMMENDED LAND PATTERN

PIN 1 INDEX AREA

4±0.1

4±0.1

0.8 MAX

(0.1)

C

3±0.1

(45° X 0.25)

PIN 1 ID

1   4

2.6±0.1

8X 0.4±0.1

8   5

8X 0.3±0.05

⊕ 0.1 M C A S B S

2X 2.4

6X 0.8

SDC08A (Rev A)

Notes: Unless otherwise specified.

1. For solder thickness and composition, see "Solder Information" in the packaging section of the National Semiconductor web page (www.national.com).

2. Maximum allowable metal burr on lead tips at the package edges is 76 microns.

3. No JEDEC registration as of May 2003.

LLP-8 Outline Drawing
NS Package Number SDC08A

Notes

IMPORTANT NOTICE