

AMC7832 12-Bit Analog Monitor and Control Solution with Multi-Channel ADC, Bipolar DACs, Temperature Sensor and GPIO Ports

Technical [Documents](http://www.ti.com/product/AMC7832?dcmp=dsproject&hqs=td&#doctype2)

[Sample &](http://www.ti.com/product/AMC7832?dcmp=dsproject&hqs=sandbuy&#samplebuy) Buy

- Twelve Monotonic 12-Bit DACs
	-
	-
	-
- - - $-$ 12 Bipolar Inputs: -12.5-V to +12.5-V
		-
	-
-
- - -
-
- 4-Wire Mode, +1.8-V to +5.5-V Operation monitor and control systems.
-
-

- **Communications Infrastructure:**
	- $-$ **Cellular Base Stations**
	- Microwave Backhaul
	- Optical Networks
- General Purpose Monitor & Control
- Data Acquisition Systems

Functional Diagram 4 Power Amp Biasing Diagram

1 Features 3 Description

Tools & **[Software](http://www.ti.com/product/AMC7832?dcmp=dsproject&hqs=sw&#desKit)**

The AMC7832 is a highly integrated, low-power, analog monitoring and control solution that includes a Selectable Ranges: 0 to $+5$ -V, 0 to $+10$ -V and $+10$ -channel, 12-bit analog-to-digital converter (ADC)
10 to 0-V
10 to 0-V -10 to 0-V
with programmable alarms, twelve 12-bit digital-to-
analog converters (DACs) with output ranges of either analog converters (DACs) with output ranges of either Selectable Clamp Voltage **6.10 Clamp Voltage** 6.10 Class internal reference and a local temperature sensor One 12-Bit SAR ADC

– 17 External Analog Inputs

– 17 External Analog Inputs

channel. The AMC7832 high level of integration

significantly reduces component count and simplifies significantly reduces component count and simplifies closed-loop system designs.

Support & **[Community](http://www.ti.com/product/AMC7832?dcmp=dsproject&hqs=support&#community)**

22

Range The AMC7832 is ideal for multichannel applications – 5 High Precision Inputs: 0 to +5-V Range where board space, size, and low power are critical.

– Programmable Out-of-Range Alarms The AMC7832's low power, high-integration and wide Internal +2.5-V Reference **business operating temperature range make it an ideal all-in-**Internal Temperature Sensor

amplifiers (PA) found in multi-channel RF

- -40°C to +125°C Operation

communication systems The flexible DAC output communication systems. The flexible DAC output – ±2.5°C Accuracy ranges allow the device to be used as a biasing solution for a large variety of transistor technologies • Eight General Purpose I/O Ports (GPIOs) such as LDMOS, GaAs and GaN. The AMC7832 • Low Power SPI Compatible Serial Interface feature set is similarly beneficial in general purpose

Operating Temperature Range: -40°C to +125°C For applications that require a different channel
Available in 64-Terminal HTQFP PowerPAD count, additional features, or converter resolutions, count, additional features, or converter resolutions, Package Texas Instruments offers a complete family of Analog
Monitor and Control (AMC) products. Visit Monitor and Control (AMC) products. Visit **2 Applications** <http://www.ti.com/amc> for more information.

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, **44** intellectual property matters and other important disclaimers. PRODUCTION DATA.

Table of Contents

5 Revision History

6 Terminal Configuration and Functions

TEXAS
INSTRUMENTS

Terminal Functions

Terminal Functions (continued)

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) $⁽¹⁾$ </sup>

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 Handling Ratings

(1) Electrostatic discharge (ESD) to measure device sensitivity and immunity to damage caused by assembly line electrostatic discharges in to the device.

(2) Level listed above is the passing level per ANSI, ESDA, and JEDEC JS-001. JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(3) Level listed above is the passing level per EIA-JEDEC JESD22-C101. JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

7.4 Thermal Information

(1) For more information about traditional and new thermal metrics, see the *IC Package Thermal Metrics* application report, [SPRA953](http://www.ti.com/lit/pdf/spra953).

7.5 Electrical Characteristics

The electrical ratings specified in this section apply to all specifications in this document, unless otherwise noted. These specifications are interpreted as conditions that do not degrade the device parametric or functional specifications for the life of the product containing it. $AV_{DD} = DV_{DD} = +4.5$ to +5.5-V, $AV_{CC} = +12-V$, $AV_{EE} = -12-V$, $IOV_{DD} = +1.8$ to +5.5-V, AGND = DGND = 0-V, AVSS_{A,B,C,D} = 0-V (DAC groups in positive ranges) or -12-V (DAC groups in negative range), DAC output range = 0 to 10-V for all groups, no load on the DACs, $T_A = -40^{\circ}C$ to +105°C (unless otherwise noted)

(1) Internal reference contribution not included.

(2) The output voltage cannot be greater than AV_{CC} or lower than AVSS. See the DAC Output Range [Selection](#page-56-0) section for more details.

The electrical ratings specified in this section apply to all specifications in this document, unless otherwise noted. These specifications are interpreted as conditions that do not degrade the device parametric or functional specifications for the life of the product containing it. $AV_{DD} = DV_{DD} = +4.5$ to +5.5-V, $AV_{CC} = +12-V$, $AV_{EE} = -12-V$, $IOV_{DD} = +1.8$ to +5.5-V, AGND = $DGND = 0-V$, $AVSS_{A,B,C,D} = 0-V$ (DAC groups in positive ranges) or -12-V (DAC groups in negative range), DAC output range = 0 to 10-V for all groups, no load on the DACs, $T_A = -40^{\circ}C$ to +105°C (unless otherwise noted)

(3) If all channels are loaded with 15mA simultaneously care must be taken to ensure the thermal conditions for the device are not exceeded.

(4) Not tested during production. Specified by design.

(5) To be sampled during initial release to ensure compliance; not subject to production testing.

(6) No DAC load to AVSS.

The electrical ratings specified in this section apply to all specifications in this document, unless otherwise noted. These specifications are interpreted as conditions that do not degrade the device parametric or functional specifications for the life of the product containing it. $AV_{DD} = DV_{DD} = +4.5$ to +5.5-V, $AV_{CC} = +12-V$, $AV_{EE} = -12-V$, $IOV_{DD} = +1.8$ to +5.5-V, AGND = DGND = 0-V, $AVSS_{A,B,C,D} = 0-V$ (DAC groups in positive ranges) or -12-V (DAC groups in negative range), DAC output range = 0 to 10-V for all groups, no load on the DACs, $T_A = -40^{\circ}C$ to +105°C (unless otherwise noted)

(7) Internal reference contribution not included.

The electrical ratings specified in this section apply to all specifications in this document, unless otherwise noted. These specifications are interpreted as conditions that do not degrade the device parametric or functional specifications for the life of the product containing it. $AV_{DD} = DV_{DD} = +4.5$ to +5.5-V, $AV_{CC} = +12-V$, $AV_{EE} = -12-V$, $IOV_{DD} = +1.8$ to +5.5-V, AGND = $DGND = 0-V$, $AVSS_{A,B,C,D} = 0-V$ (DAC groups in positive ranges) or -12-V (DAC groups in negative range), DAC output range = 0 to 10-V for all groups, no load on the DACs, $T_A = -40^{\circ}C$ to +105°C (unless otherwise noted)

(8) Not tested during production. Specified by design and characterization.
(9) Intended to drive the VRANGE $_{A,B,C,D}$ inputs only. An external buffer am

Intended to drive the VRANGE_{A,B,C,D} inputs only. An external buffer amplifier with high impedance input is required to drive any additional external load.

The electrical ratings specified in this section apply to all specifications in this document, unless otherwise noted. These specifications are interpreted as conditions that do not degrade the device parametric or functional specifications for the life of the product containing it. $AV_{DD} = DV_{DD} = +4.5$ to +5.5-V, $AV_{CC} = +12-V$, $AV_{EE} = -12-V$, $IOV_{DD} = +1.8$ to +5.5-V, AGND = DGND = 0-V, $AVSS_{A,B,C,D} = 0-V$ (DAC groups in positive ranges) or -12-V (DAC groups in negative range), DAC output range = 0 to 10-V for all groups, no load on the DACs, $T_A = -40^{\circ}C$ to +105°C (unless otherwise noted)

7.6 Timing Requirements - Serial Interface(1)(2)

 $\mathsf{AV_{DD}}= \mathsf{DV_{DD}}=+4.5$ to +5.5-V, $\mathsf{AV_{CC}}=+12$ -V, $\mathsf{AV_{EE}}=-12$ -V, $\mathsf{AGND}=\mathsf{DGND}=\mathsf{AVSS_{A,B,C,D}}=0$ -V, DAC output range $=0$ to +10-V for all groups, no load on the DACs, $T_A = -40^{\circ}C$ to +105°C (unless otherwise noted)

(1) Specified by design and characterization. Not tested during production.

(2) SDO loaded with 10-pF load capacitance for SDO timing specifications.

Texas
Instruments

Figure 1. Serial Interface Write Timing Diagram

Figure 2. Serial Interface Read Timing Diagram

7.7 Typical Characteristics: DAC

7.8 Typical Characteristics: ADC

7.9 Typical Characteristics: Reference

7.10 Typical Characteristics: Temperature Sensor

8 Detailed Description

8.1 Overview

The AMC7832 is a highly integrated analog monitoring and control solution capable of voltage and temperature supervision. The AMC7832 includes the following:

- Twelve, 12-bit digital-to-analog converters (DACs) with adjustable output ranges
	- $-$ Output ranges of 0 to $+5-V$, 0 to $+10-V$ and -10 to 0-V
	- The DAC power-on and clamp voltage can be terminal-selected between GND and AVSS
	- The DACs can be configured to clamp automatically upon detection of an alarm event
- A multi-channel, 12-bit analog-to-digital converter (ADC) for voltage and temperature sensing
	- 12 bipolar inputs: -12.5-V to +12.5-V input range
	- $-$ 5 precision inputs with programmable threshold detectors: 0 to $+5$ -V input range
	- Internal temperature sensor
- Internal precision reference
- Eight General Purpose I/O (GPIO) ports
- Communication with the device is done through a 4-wire SPI compatible interface supporting +1.8-V to +5.5-V operation

The AMC7832 is characterized for operation over the temperature range of -40ºC to 125ºC thus making it suitable for harsh condition applications and is available in a 10mm x 10mm 64-terminal HTQFP PowerPAD package.

The AMC7832's high-integration make it an ideal all-in-one, low-cost, bias control circuit for the power amplifiers (PA) found in multi-channel RF communication systems. The flexible DAC output ranges allow the device to be used as a biasing solution for a large variety of transistor technologies such as LDMOS, GaAs and GaN. The AMC7832 feature set is similarly beneficial in general purpose monitor and control systems.

ii Texas Instruments

8.2 Functional Block Diagram

8.3 Feature Description

8.3.1 Digital-to-Analog Converters (DACs)

The AMC7832 features an analog control system centered on twelve, 12-bit DACs that operate from the device internal reference. Each DAC core consists of a string DAC and output voltage buffer.

The resistor string structure consists of a series of resistors, each of value R. The code loaded to the DAC determines at which node on the string the voltage is tapped off to be fed into the output amplifier. The voltage is tapped off by closing one of the switches connecting the string to the amplifier. This architecture has inherent monotonicity, voltage output, and low glitch. It is also linear because all the resistors are of equal value.

8.3.1.1 DAC Output Range and Clamp Configuration

The twelve DACs are split into four total groups: two groups of two DACs (DAC groups B and C) and two groups of four DACs (DAC groups A and D). All of the DACs in a given group share the same output range and clamp voltage value however these settings can be set independently for each DAC group. After power-on or a reset event, the DAC output are directed automatically to their corresponding clamp value and all DAC buffer and active registers are set to their default values.

The output range for each DAC group is configured as either positive or negative through its corresponding VRANGE terminal. The VRANGE terminals can be driven directly by the REF_OUT1 and REF_OUT2 +2.5-V outputs. When a DAC group is in positive output range the DAC Range register (address 0x1E) can be set to specify an output range of 0 to +5-V instead of the default range of 0 to +10-V.

Additionally the power-on-reset and clamp voltage value of each DAC group is set by its corresponding AVSS terminal. It is imperative that the clamp voltage setting for a DAC group matches its operating voltage range. The recommended connections for AVSS are: AGND for the positive output ranges, in which case the clamp voltage is 0-V; and -12-V for the negative output range, in which case the clamp voltage is AVSS + 2-V.

The full-scale output range for each DAC group is limited by the power supplies AVCC and its corresponding AVSS. The maximum and minimum outputs cannot exceed AVCC or be lower than AVSS, respectively.

Table 1. DAC Group Configuration

8.3.1.2 DAC Register Structure

The DACs input data is written to the individual DAC Data registers (address 0x50 – 0x67) in straight binary format for all output ranges.

Table 2. DAC Data Format

Data written to the DAC Data registers is initially stored in the DAC buffer registers. Transfer of data from the DAC buffer registers to the active registers is initiated by an update command in the Register Update register (address 0x0F). Once the active registers are updated, the DAC outputs change to their new values.

The host has the option to read from either the buffer registers or the active registers when accessing the DAC Data registers. The DAC read back option is configured by the READBACK bit in the Interface Configuration 1 register (address 0x01).

8.3.1.3 DAC Clear Operation

Each DAC can be set to a clear state using either hardware or software. When a DAC goes to clear state it is loaded with a zero-code input and the output voltage is set according to the operating output range. The DAC buffer or active registers do not change when the DACs enter the clear state thus allowing the possibility to return to the same voltage being output before the clear event was issued. Note that the DAC Data registers can be updated while the DACs are in clear state allowing the DACs to output new values upon return to normal operation. When the DACs exit the clear state they are immediately loaded with the data in the DAC active registers and the output is set back to the corresponding level to restore operation.

The DAC Clear registers (address 0xB0 – 0xB1) enable independent control of each DAC clear state through software. The DACs can also be forced to a clear state through hardware using the ALARMIN terminal. For a detailed description of this method please refer to the Programmable Out-of-Range Alarms section.

The ALARMIN controlled clear mechanism is a special case of the device capability to force the DACs into clear state as a response to an alarm event. To enable this functionality the clear-state controlling alarm events must first be enabled as DAC clear alarm sources in the DAC Clear Source registers (address 0x1A – 0x1B). Additionally the DAC outputs to be cleared by the selected alarm events need also to be specified in the DAC Clear Enable registers (address 0x18 – 0x19).

When an alarm event is triggered, the corresponding alarm bit in the Alarm Status registers is set and all the DACs set to clear in response to this alarm in the DAC Clear Enable registers enter a clear state. Once the alarm bit is cleared, and as long as no other clear-state controlling alarm events have been triggered, the DACs get reloaded with the contents of the DAC active registers and the outputs update accordingly.

Figure 42. Simplified AMC7832 DAC Block Diagram

8.3.2 Analog-to-Digital Converter (ADC)

The AMC7832 features a monitoring system centered on a 12-bit successive approximation register (SAR) ADC fronted by an 18-channel multiplexer and an on-chip track-and-hold. The monitoring systems is capable of sensing up to 12 external bipolar inputs (-12.5-V to +12.5-V range), 5 external unipolar inputs (0 to +5-V range) and an internal analog temperature sensor.

The ADC operates from an internal 2.5-V reference and its input range is 0-V to 2 \times VREF. The external bipolar inputs to the ADC are internally mapped to this range. The ADC timing signals are derived from an on-board temperature compensated oscillator. The conversion results can be accessed through the device serial interface.

8.3.2.1 Analog Inputs

The AMC7832 has 17 uncommitted analog inputs for external voltage sensing. Twelve of these inputs (ADC_0 to ADC_11) are bipolar and the other five (LV_ADC12 to LV_ADC16) unipolar. [Figure](#page-27-0) 43 shows the equivalent circuit for the external analog input terminals. All switches are open while the ADC is in idle state.

Figure 43. ADC External Inputs Equivalent Circuit

In order to achieve specified performance, especially at higher input frequencies, it is recommended to drive each analog input terminal with a low impedance source. An external amplifier can also be used to drive the input terminals.

8.3.2.1.1 Bipolar Analog Inputs

The AMC7832 supports up to twelve bipolar analog inputs. The analog input range for these channels is -12.5-V to +12.5-V. The bipolar signal is scaled internally through a resistor divider so that it maps to the native input range of the ADC (0-V to 2 \times VREF). The input resistance of the scaling network is 175-kΩ.

The bipolar analog input conversion values are stored in straight binary format in the ADC-Data registers (address $0x20 - 0x37$). The LSB size for these channels is $10 \times \text{VREF}/4096$. With the internal reference equal to 2.5-V the voltage value is given by,

Voltage = $5\left[\frac{\text{CODE x } 5}{4096}\right]$ - 2.5 \lceil CODE × 5 \sim \lceil $\boxed{ \frac{4096}{ }$ - 2.5

(1)

A typical application for the bipolar channels is monitoring of the twelve DAC outputs in the device. In this application the bipolar inputs can be driven directly. However in applications where the signal source has high impedance, it is recommended that the analog input is buffered prior to be input to the AMC7832. When driven from a low impedance source such as the AMC7832 DAC outputs, the network is designed to settle well before the start of conversion. Additional impedance may affect the settling and divider accuracy of this network.

8.3.2.1.2 Unipolar Analog Inputs

In addition to the bipolar input channels, the AMC7832 includes five unipolar analog inputs. The analog input range for these channels is 0-V to 2 \times VREF with the LSB size for these channels given by 2 \times VREF/4096.

The unipolar analog input conversion values are stored in straight binary format in the ADC-Data registers (address 0x38 – 0x41). With the internal reference equal to 2.5-V the voltage value is given by,

$$
Voltage = \frac{CODE \times 5}{4096} \tag{2}
$$

In applications where the signal source has high impedance, it is recommended that the unipolar analog input is buffereded externally.

8.3.2.2 ADC Sequencing

The AMC7832 ADC supports two conversion methods: direct-mode and auto-mode. The conversion method can be selected in the ADC Configuration register (address 0x10). The default conversion method is direct-mode.

In both methods, the single channel or sequence of channels to be converted by the ADC must be first configured in the ADC MUX Configuration registers (address 0x13 – 0x15). The input channels to the ADC include 12 external bipolar inputs, 5 external unipolar inputs and the internal temperature sensor.

In direct-mode conversion, the selected ADC input channels are converted on demand by issuing an ADC trigger signal. After the last enabled channel is converted, the ADC goes into idle state and waits for a new trigger.

In auto-mode conversion, the selected ADC input channels are converted continuously. The conversion cycle is initiated by issuing an ADC trigger. Upon completion of the first conversion sequence another sequence is automatically started. Conversion of the selected channels is done repeatedly until the auto-mode conversion is stopped by issuing a second trigger signal. To ensure data for all channels is updated correctly in the ADC data registers the auto-mode conversion stop trigger should be synchronized with the data available indicator signal (DAV, terminal 12).

Figure 44. AMC7832 ADC Conversion Sequence

Regardless of the selected conversion method, the following registers should only be updated while the ADC is in idle state:

- ADC Configuration Register (address 0x10)
- False Alarm Configuration Register (address 0x11)
- ADC MUX Configuration Registers (address 0x13 0x15)
- Threshold Registers (0x80 0x97)
- Hysteresis Register (0xA0 0xA5)
- Power Down Registers (0xB2 0xB3)

8.3.2.3 ADC Synchronization

A trigger signal is required for getting the ADC in and out of idle state. The ADC trigger can be generated either through software (ICONV bit in the ADC Trigger Register, 0xC0) or hardware (GPIO2/ADCTRIG, terminal 11). In order to use the GPIO2/ADCTRIG terminal as an ADC trigger, the terminal must be configured accordingly in the GPIO Configuration register (address 0x12). When the terminal is configured as a trigger, a falling edge starts the sampling and conversion of the ADC.

The ADC Data registers (0x20 – 0x41) and Temperature Data registers (0x78 – 0x79) should only be accessed while the ADC is in idle state or between conversion sequences if the ADC is in auto-mode. A data available indicator signal is generated by the device to track the ADC status. Failure to satisfy the synchronization requirements could lead to erroneous data reads.

The data available indicator signal is output through the GPIO3/DAV terminal. The GPIO3/DAV terminal must be configured in the GPIO Configuration register (address 0x12) as an interrupt. In addition to the terminal indicator the device provides a data available flag accessible through the serial interface (DAVF bit in the General Status Register, 0x72). The DAV terminal is available in both auto and direct-mode but the DAVF flag is only available in direct mode.

The terminal and flag behavior are dependent on the conversion mode. In direct-mode, after the conversion is completed and the ADC returns to idle state, the DAVF bit is set immediately to '1' and the DAV terminal is active (low) to indicate new data is available. The terminal and flag are cleared automatically once a new conversion is started or one of the ADC Data or Temperature Data registers is accessed. In auto-mode, the DAVF bit is fixed to '0' and therefore synchronization is always done through the DAV terminal. After one auto-mode conversion sequence is complete a 1µs pulse (low) is issued on the DAV terminal. When an auto-mode conversion needs to be stopped it is recommended to do so in synchronization with DAV.

a) Direct-Mode, software trigger

b) Auto-Mode, software trigger

a) Direct-Mode, hardware trigger

b) Auto-Mode, hardware trigger

Figure 46. ADC Hardware Trigger Synchronization

8.3.2.4 Programmable Out-of-Range Alarms

The AMC7832 is capable of continuously analyzing the 5 external unipolar inputs and internal temperature sensor conversion results for normal operation.

Normal operation is established through the Lower and Upper Threshold registers (address 0x80 – 0x97). When any of the monitored inputs is out of the specified range, an alarm event is issued and the global alarm bit, GALR in the General Status register (0x72) is set. Details on the source of the alarm event can be determined through the Alarm Status registers $(0x70 - 0x71)$.

The ALARM-LATCH-DIS bit in the ALARMOUT Source 1 register (address 0x1D) sets the latching behavior for all alarms (except for the ALARMIN alarm which is always unlatched). When the ALARM-LATCH-DIS bit is cleared to '0' the alarm bits in the Alarm Status registers are latched. The alarm bits are referred to as being latched because they remain set until read by software. This design ensures that out-of-limit events cannot be missed if the software is polling the device periodically. The alarm bits are cleared when their corresponding Alarm Status register is read, and are reasserted if the out-of limit condition still exists on the next monitoring cycle, unless otherwise noted. When the ALARM-LATCH-DIS bit is set to '1', the alarm bits are not latched. The alarm bits in the Alarm Status registers go to '0' when the error condition subsides, regardless of whether the bit is read or not.

Figure 47. AMC7832 Alarm Status Register

All of the alarms can be set to activate the ALARMOUT terminal. The GPIO1/ALARMOUT terminal must be configured accordingly in the GPIO Configuration register (address 0x12) to enable this functionality. The ALARMOUT terminal works as an interrupt to the host so that it may query the Alarm Status registers to determine the alarm source. Any alarm event can activate the terminal as long as the alarm is not masked in the $ALARMOUT$ Source registers (address $0x1C - 0x1D$). When an alarm event is masked, the occurrence of the event sets the corresponding status bit in the Alarm Status registers to '1', but does not activate the ALARMOUT terminal.

8.3.2.4.1 Unipolar Inputs Out-of-Range Alarms

The AMC7832 provides out-of-range detection for the five external unipolar ADC inputs (LV_ADC12 to LV ADC16, terminals 41 - 45). When the measurement is out-of-range, the corresponding alarm bit in the Alarm Status 0 register (address 0x70) is set to '1' to flag the out-of-range condition. The values in the ADC Upper and Lower Threshold registers (address 0x80 – 0x93) define the upper and lower bound thresholds for all five inputs.

Figure 48. Unipolar Inputs Out-of-Range Alarms

8.3.2.4.2 Internal Temperature Sensor Out-of-Range Alarms

The AMC7832 includes high-limit and low-limit detection for the internal temperature sensor. The values in the LT Upper and Lower Threshold registers (address 0x94 – 0x97) set the limits for the temperature sensor. The temperature sensor detector can issue either a high-alarm (LT-HIGH-ALR bit) or a low-alarm (LT-LOW-ALR bit) in the Alarm Status 1 register (address 0x71) depending on whether the high or low thresholds were exceeded. To implement single, upper-bound threshold detection for the temperature sensor, the host processor can set the upper-bound threshold to the desired value and the lower-bound threshold to the default value. For lower-bound threshold detection, the host processor can set the lower-bound threshold to the desired value and the upperbound threshold to the default value.

In addition to the programmable threshold alarms the temperature sensor detection circuit also includes a die thermal alarm flag which continuously monitors the die temperature. When the die temperatures exceeds +150˚C the die thermal alarm flag (THERM-ALR bit) in the Alarm Status 1 register (address 0x71) is set. The internal temperature sensor must be enabled for this alarm to be functional.

Figure 49. Internal Temperature Out-of-Range Alarms

8.3.2.4.3 ALARMIN Alarm

The AMC7832 offers the option of using an external interrupt signal, such as the output of a comparator as an alarm event. The GPIO0/ALARMIN terminal is used as the alarm input and must be configured accordingly in the GPIO Configuration register (address 0x12). When the terminal is configured as an alarm input it is active low.

A typical application for ALARMIN is to use it as a hardware interrupt responsible for forcing one or more DACs to a clear state: the DAC is loaded with a zero-code input and the output voltage is set accordingly to the operating output range, however the DAC buffer or active registers do not change (refer to the DAC section for more details). To enable this functionality ALARMIN must be enabled as a DAC clear alarm source in the DAC Clear Source 1 register (address 0x1B). Additionally the DAC outputs to be cleared by the ALARMIN terminal need to be specified in the DAC Clear Enable registers (address 0x18 – 0x19).

In this application when the ALARMIN terminal goes low, all the DACs set to clear in response to the ALARMIN alarm in the DAC Clear Enable registers enter a clear state. When the ALARMIN terminal goes back high the DACs get re-loaded with the contents of the DAC active registers thus allowing the DAC outputs to return to their previous operating point without any additional commands.

8.3.2.4.4 Hysteresis

If a monitored signal is out of range and the alarm is enabled, the corresponding alarm bit is set ('1'). However, the alarm condition is cleared only when the conversion result returns to a value of at least HYST below the value of the high threshold register, or HYST above the value of the low threshold register. The ADC and LT Hysteresis registers (address 0xA0 – 0xA4) store the hys value for the external unipolar inputs and internal temperature sensor programmable alarms. HYST is the programmable value of hysteresis: 0 LSB to 127 LSB for the unipolar inputs alarms, and 0°C to +31°C for the internal temperature sensor alarms. The die thermal alarm hysteresis is fixed at 8°C.

8.3.2.4.5 False-Alarm Protection

In order to prevent false alarms an alarm event is only registered when the monitored signal is out of range for an N number of consecutive conversions. If the monitored signal returns to the normal range before N consecutive conversions, an alarm event is not issued. The false alarm factor N for the unipolar input and local temperature sensor out-of-range alarms can be configured in the False Alarm Configuration register (address 0x11).

8.3.3 Internal Temperature Sensor

The AMC7832 has an on-chip temperature sensor used to measure the device die temperature. The normal operating temperature range for the internal temperature sensor is limited by the operating temperature range of the device $(-40^{\circ}$ C to $+125^{\circ}$ C).

The temperature sensor results are converted by the device ADC at a lower speed than the analog input channels. Temperature can be monitored either continuously or as a single-time conversion depending on whether the ADC is configured in Auto mode or Direct mode (refer to the ADC section for more details). If the temperature sensor is not needed, it can be disabled in the ADC MUX Configuration 2 register (address 0x15). By default the temperature sensor is disabled and not converted by the ADC.

The temperature sensor gives 0.25°C resolution over the operating temperature range. The temperature value is stored in 12-bit two's complement format in the Temperature data registers (address 0x78 – 0x79).

Table 3. Temperature Sensor Data Format

If the output data MSB is '0', the temperature can be calculated by,

Positive Temperature
$$
(^{\circ}C) = \frac{ADC_Code}{4}
$$
 (3)
Negative Temperature $(^{\circ}C) = \frac{4096 - ADC_Code}{4}$ (4)

8.3.4 Internal Reference

The AMC7832 includes a high performance internal reference for the on-chip ADC and twelve DACs. The internal reference is a 2.5-V bipolar transistor-based, precision bandgap reference. A compensation capacitor (4.7-μF, typical) should be connected between the REF_CMP terminal and AGND2.

The AMC7832 includes two buffers to access the internal reference voltage through terminals REF_OUT1 and REF OUT2. If unused, the two reference buffers can be powered down independently in the Power-down 1 register (address 0xB3). A third buffer is used to drive the ADC and should not be used to drive any external circuitry. The ADC reference buffer is powered down by default and should be enabled in the ADC Configuration Register (address 0x10) during device initialization.

The REF_OUT1 and REF_OUT2 outputs can directly drive the VRANGE $_{A,B,C,D}$ inputs thus enabling adjustment of the DAC output ranges without the need for external circuitry. The internal reference buffers are not intended to drive external loads. If driving an external load, a high impedance buffer amplifier is required.

Figure 51. AMC7832 Internal Reference

8.3.5 General Purpose I/Os

The AMC7832 includes eight General Purpose I/O (GPIO) terminals, each with an internal 48-kΩ pull-up resistor to IOVDD. The GPIO[0-3] terminals have dual functionality and can be programmed as either bidirectional digital I/O terminals or interrupt signals in the GPIO Configuration register (address 0x12). The GPIO[4-7] terminals are dedicated GPIOs.

Table 4. Dual Functionality GPIO Pins

The GPIOs can receive an input or produce an output. When the GPIO acts as an output its status is determined by the corresponding GPIO bit in the GPIO Register (address 0x7A).

To use a GPIO terminal as an input, the corresponding GPIO bit in the GPIO Register must be set to '1'. When a GPIO terminal acts as input, the digital value on the terminal is acquired by reading the corresponding GPIO bit. After a power-on reset or any forced reset, all GPIO bits are set to '1', and the GPIO terminals have a 48-kΩ input impedance to IOV_{DD} .

Figure 52. AMC7832 GPIO Pin

8.4 Programming

The AMC7832 is controlled through a flexible four-wire serial interface that is compatible with SPI type interfaces used on many microcontrollers and DSP controllers. The interface provides read/write access to all registers of the AMC7832.

Each serial interface access cycle is exactly (N+2) bytes long, where N is the number of data bytes. A frame is initiated by asserting $\overline{\text{CS}}$ low. The frame ends when $\overline{\text{CS}}$ is deasserted high. In MSB first mode, the first bit transferred is the R/W bit. The next 15 bits are the register address (32768 addressable registers), and the remaining bits are data. For all writes, data is committed in bytes as the 8th data bit of a data field is clocked in on the rising edge of SCLK. If the write access is not a multiple of 8 clocks, the trailing data bits will not be committed. On read access, data is clocked out on the falling edge of SCLK on the SDO terminal.

The figures below show the access protocol used by the interface. Data is by default accepted as MSB (Most Significant Bit) first but the AMC7832 can be configured to accept LSB (Least Significant Bit) first operations as long as the LSB Order bit in the Interface Configuration 0 register (address 0x00) is set accordingly.

Figure 54. Serial Interface Read Bus Cycle

For operations that require large amounts of data to be passed to or from the AMC7832, streaming mode is supported. In streaming mode multiple bytes of data can be written to or read from the AMC7832 without specifically providing instructions for each byte and is implemented by continually holding the \overline{CS} active and continuing to shift new data in or old data out of the device.

The instruction phase includes the starting address. The AMC7832 starts reading or writing data to this address and continues as long as CS is asserted and single byte writes has not been enabled in the Interface Configuration 1 register (address 0x01). The AMC7832 automatically increments or decrements the address depending on the setting of the address ascension bit in the Interface Configuration 0 register (address 0x00).

If the address is decrementing and 0x0000 is reached, the next address used is address 0x7FFF. If the address is incrementing and address 0x7FFF is reached, the next address used is 0x0000. Care should be taken when writing to 0x0000 and 0x0001 as writing to these addresses may change the configuration of the serial interface. Therefore it is advised that 0x0001 be the first address written and that streaming stops prior to reaching this address.

The figures below show the access protocol used in streaming mode.

Programming (continued)

8.5 Register Map

Table 5. Register Map

Register Map (continued)

Table 5. Register Map (continued)

8.5.1 Interface Configuration: Address 0x00 – 0x02

Table 7. Register name: Interface Configuration 1 – Address: 0x01, Default: 0x00 (READ/WRITE)

Table 8. Register name: Device Configuration – Address: 0x02, Default: 0x03 (READ/WRITE)

8.5.2 Device Identification: Address 0x03 – 0x0D

Table 9. Register name: Chip Type – Address: 0x03, Default: 0x08 (READ ONLY)

Table 10. Register name: Chip ID low byte – Address: 0x04, Default: 0x32 (READ ONLY)

Table 11. Register name: Chip ID high byte – Address: 0x05, Default: 0x0C (READ ONLY)

Table 12. Register name: Version ID – Address: 0x06, Default: 0x00 (READ ONLY)

Table 13. Register name: Manufacturer ID low byte – Address: 0x0C, Default: 0x51 (READ ONLY)

Table 14. Register name: Manufacturer ID high byte – Address: 0x0D, Default: 0x04 (READ ONLY)

8.5.3 Register Update (Buffered Registers): Address 0x0F

Table 15. Register name: Register Update – Address: 0x0F, Default: 0x00 (SELF CLEARING)

8.5.4 General Device Configuration: Address 0x10 – 0x17

Table 16. Register name: ADC Configuration – Address: 0x10, Default: 0x00 (READ/WRITE)

Table 17. Register name: False Alarm Configuration – Address: 0x11, Default: 0x70 (READ/WRITE)

Table 18. Register name: GPIO Configuration – Address: 0x12, Default: 0x00 (READ/WRITE)

Table 19. Register name: ADC MUX Configuration 0 – Address: 0x13, Default: 0x00 (READ/WRITE)

Table 20. Register name: ADC MUX Configuration 1 – Address: 0x14, Default: 0x00 (READ/WRITE)

Table 21. Register name: ADC MUX Configuration 2 – Address: 0x15, Default: 0x00 (READ/WRITE)

Table 22. Register name: DAC Clear Enable 0 – Address: 0x18, Default: 0x00 (READ/WRITE)

Table 23. Register name: DAC Clear Enable 1 – Address: 0x19, Default: 0x00 (READ/WRITE)

8.5.5 DAC Clear And ALARMOUT Source Select: Address 0x1A – 0x1D

Table 24. Register name: Register name: DAC Clear Source 0 – Address: 0x1A, Default: 0x00 (READ/WRITE)

Table 25. Register name: Register name: DAC Clear Source 1 – Address: 0x1B, Default: 0x00 (READ/WRITE)

Table 26. Register name: ALARMOUT Source 0 – Address: 0x1C, Default: 0x00 (READ/WRITE)

Table 27. Register name: ALARMOUT Source 1 – Address: 0x1D, Default: 0x00 (READ/WRITE)

8.5.6 DAC Range: Address 0x1E

Table 28. Register name: DAC Range – Address: 0x1E, Default: 0x00 (READ/WRITE)

8.5.7 ADC Data: Address 0x20 – 0x41

Table 29. Register name: ADCn-Data (low byte) – Address: 0x20 - 0x41, Default: 0x00 (READ ONLY)

Table 30. Register name: ADCn-Data (high byte) – Address: 0x20 - 0x41, Default: 0x00 (READ ONLY)

8.5.8 DAC Data: Address 0x50 – 0x67

Table 31. Register name: DACn-Data (low byte) – Address: 0x50 - 0x67, Default: 0x00 (READ/WRITE)

Table 32. Register name: DACn-Data (high byte) – Address: 0x50 - 0x67, Default: 0x00 (READ/WRITE)

8.5.9 Status Registers: Address 0x70 – 0x72

The AMC7832 continuously monitors all unipolar analog inputs and local temperature sensor during normal operation. When any input is out of the specified range N consecutive times, the corresponding alarm bit is set ('1'). If the input returns to the normal range before N consecutive times, the corresponding alarm bit remains clear ('0'). This configuration avoids any false alarms. When an alarm status occurs, the corresponding alarm bit is set ('1'). When the corresponding bit in the ALARMOUT Source Registers is cleared ('0'), the ALARMOUT terminal is latched. Whenever an alarm status bit is set, it remains set until the event that caused it is resolved and its status register is read. Reading the Alarm Status Registers clears the alarm status bits. The alarm bit can only be cleared by reading its Alarm Status register after the event is resolved, or by hardware reset, software reset, or power-on reset. All alarm status bits are cleared when reading the Alarm Status registers, and all these bits are reasserted if the out-of-limit condition still exists after the next conversion cycle, unless otherwise noted.

Table 33. Register name: Register name: Alarm Status 0 – Address: 0x70, Default: 0x00 (READ ONLY)

Table 34. Register name: Alarm Status 1 – Address: 0x71, Default: 0x00 (READ ONLY)

Table 35. Register name: General Status – Address: 0x72, Default: 0x00 (READ ONLY)

8.5.10 Temperature And GPIO Data: Address 0x78 – 0x7A

Table 36. Register name: Temperature Data (low byte) – Address: 0x78, Default: 0x00 (READ ONLY)

Table 37. Register name: Temperature Data (high byte) – Address: 0x79, Default: 0x00 (READ ONLY)

Table 38. Register name: GPIO – Address: 0x7A, Default: 0xFF (READ/WRITE)

8.5.11 Out-Of-Range ADC Thresholds: Address 0x80 – 0x93

The unipolar analog inputs (LV_ADC12 to LV_ ADC16) and the local temperature sensor implement an out-ofrange alarm function. The Upper-Thresh and Lower-Thresh registers define the upper bound and lower bounds for these inputs. This window determines whether the analog input or temperature is out-of-range. When the input is outside the window, the corresponding CH-ALR-n bit in the Status Register is set to '1'. For normal operation, the value of the upper threshold must be greater than the value of lower threshold; otherwise, an alarm is always indicated. The analog input threshold values are specified in straight binary format while the local temperature ones are specified in two's complement format.

Table 39. Register name: ADCn-Upper-Thresh (low byte) – Address: 0x80 - 0x93, Default: 0xFF (READ/WRITE)

Table 40. Register name: ADCn-Upper-Thresh (high byte) – Address: 0x80 - 0x93, Default: 0x0F (READ/WRITE)

Table 41. Register name: ADCn-Lower-Thresh (low byte) – Address: 0x80 - 0x93, Default: 0x00 (READ/WRITE)

Table 42. Register name: ADCn-Lower-Thresh (high byte) – Address: 0x80 - 0x93, Default: 0x00 (READ/WRITE)

Table 43. Register name: LT-Upper-Thresh (low byte) – Address: 0x94, Default: 0xFF (READ/WRITE)

Table 44. Register name: LT-Upper-Thresh (high byte) – Address: 0x95, Default: 0x07 (READ/WRITE)

Table 45. Register name: LT-Lower-Thresh (low byte) – Address: 0x96, Default: 0x00 (READ/WRITE)

Table 46. Register name: LT-Lower-Thresh (high byte) – Address: 0x97, Default: 0x08 (READ/WRITE)

8.5.12 Hysteresis: Address 0xA0 – 0xA5

The hysteresis registers define the hysteresis in the out-of-range alarms.

Table 47. Register name: ADCn-Hysteresis – Address: 0xA0 - 0xA4, Default: 0x08 (READ/WRITE)

Table 48. Register name: LT-Hysteresis – Address: 0xA5, Default: 0x08 (READ/WRITE)

8.5.13 Power-Down Registers: Address 0xB0 – 0xB3

Table 49. Register name: DAC Clear 0 – Address: 0xB0, Default: 0x00 (READ/WRITE)

Table 50. Register name: DAC Clear 1 – Address: 0xB1, Default: 0x00 (READ/WRITE)

Table 52. Register name: Register name: Power-down 1 – Address: 0xB3, Default: 0x00 (READ/WRITE)

8.5.14 ADC Trigger: Address 0xC0

Table 53. Register name: ADC Trigger – Address: 0xC0, Default: 0x00 (WRITE ONLY)

9 Applications and Implementation

9.1 Application Information

The AMC7832 device is a highly integrated, low-power, complete analog monitoring and control solution. Although the device can be used in many different systems -- Industrial Control, Test and Measurement, and Optical Communications -- the device is largely used in multi-channel RF communication driven applications which incorporate power amplifiers.

Power amplifiers (PAs) include transistor technologies that are extremely temperature sensitive, and require DC biasing circuits to optimize RF performance, power efficiency, and stability. The AMC7832 device provides 12 DAC channels, which can be used to bias the inputs of the power amplifiers. The device also includes an internal local temperature sensor, and 17 ADC channels for general-purpose monitoring.

There are mainly two different types of monitoring schemes: current sensing, and temperature sensing. In the current-sense application the PA drain current is monitored by measuring the shunt resistor's differential voltage drop. The devices internal local temperature sensor and analog inputs – which can be configured for remote temperature ICs or thermistors – can be used to detect temperature variations during PA operation. [Figure](#page-53-3) 57 shows the block diagrams to these different systems.

9.2 Typical Application

Typical Application (continued)

9.2.1 Application Schematic

An example schematic incorporating the AMC7832 is listed in [Figure](#page-54-0) 58.

Figure 58. AMC7832 Example Schematic

Typical Application (continued) 9.2.2 Design Requirements

The AMC7832 Example Schematic uses most of the following design parameters.

Table 54. Design Parameters

9.2.3 Detailed Design Procedure

The following displays a set of parameters and concepts that will facilitate the design process:

- AV_{CC} and AV_{EE} voltage values
- ADC input voltage range
- DAC Output voltage Ranges
- Remote temperature applications

9.2.3.1 ADC Input Conditioning

The AMC7832 has a single ADC core that features a multi-channel multiplexer input stage to a successive approximation register (SAR) ADC. The analog inputs are separated into two input classes: bipolar ADC inputs (high-voltage) and unipolar ADC Inputs (low-voltage). The high-voltage analog inputs (ADC_0 – ADC_11) feature a -12.5-V to +12.5-V input range, while the low-voltage analog inputs (LV_ADC12 – LV_ADC16) accept a fullscale range of 0 to 2 x V_{REF} (V_{REF} corresponds to a +2.5-V internal reference to the ADC block, and is externally available on the REF_CMP pin). For additional noise filtering, a 4.7-µF capacitor is recommended between the REF_CMP and GND. The value of this cap must exceed 470nF to ensure reference stability. A high-quality ceramic type NP0 or X7R is recommended for its optimal performance across temperature, and very low dissipation factor.

During conversion the input current per channel will vary with the total update time which is determined by the number and type of channels (NCH) and the conversion rate setting CONV-RATE in the ADC Configuration register (address 0x10). This information is displayed in [Table](#page-55-0) 55.

$$
I_{IN} = F_S \times \Delta V \times C_{IN}
$$

(5)

Where:

 C_{IN} : Internal ADC input channel capacitance

ΔV : The maximum voltage difference between analog inputs

 $F_S = f(CONV_{RATE}$, NCH_{BIPOLAR}, NCH_{UNIPOLAR}) = 1/T_S

The total update time (T_S) can be determined from [Table](#page-55-0) 55.

Table 55. ADC Update Time per Input Channel

To reduce DC error in sampling, it is recommended to decrease the ADC input impedance and reduce any input capacitance to ground. Increasing the input capacitance essentially increases C_{IN} , and therefore increases the required amount of input current (I_{IN}) .

In applications where the signal source has high impedance, it is recommended that the analog input is buffered before applying to the ADC channel.

Special care must be taken when biasing the two input classes, as both classes have different voltages – with respect to GND – that they cannot exceed. These voltage values are located in Absolute [Maximum](#page-5-1) Ratings.

9.2.3.2 DAC Output Range Selection

The AMC7832 contains 12 DACs that are arranged by different DAC banks, where each channel within a bank shares a common programmable voltage range. Each DAC bank is fully programmable with up to three different voltage ranges: -10 to 0-V, 0 to +10-V, and 0 to +5-V. The VRANGE terminals combined with the DAC configuration register sets the different DAC voltage ranges.

The output buffer is capable of generating rail-to rail voltages on its output, giving an output range of AVSS to AV_{CC}. The maximum source and sink capability of this internal amplifier is listed in the Electrical [Characteristics](#page-7-0) DAC Output [Characteristics](#page-7-0).

The graphs listed in the Application plots section illustrate the relationship of both stability and settling time with different capacitive and resistive loading structures.

9.2.3.3 Temperature Sensing Applications

The AMC7832 contains one local temperature and 5 low-voltage unipolar channels that are easily configurable to remote temperature sensor circuits. The integrated temperature sensor and analog input registers automatically update with every conversion. An example of a remote temperature sensor connection is displayed in [Figure](#page-56-1) 59.

The temperature sensor described is a LM50, a high precision integrated-circuit temperature sensor that can sense a -40°C to +125°C temperature range using a single positive supply. The full-scale output of the temperature sensor ranges from +100mV to +1.75V for a -40°C to +125°C temperature range. In an extremely noisy environment it may be necessary to add some filtering to minimize noise pickup. A typical recommended value for the bypass capacitor is 0.1μ F from V+ to GND. A high-quality ceramic type NP0 or X7R is recommended for its optimal performance across temperature, and very low dissipation factor.

Figure 59. External Remote Temperature IC (LM50) Connected to AMC7832 (LV_ADC15) Input Pin

9.2.3.4 Application Curves

10 Power Supply Recommendations

The preferred (not required) order for applying power is IOV_{DD} , DV_{DD}/AV_{DD} and then AV_{CC}/AV_{EE} . When power sequencing, ensure that all digital terminals are not powered, or in an active state while IOV_{DD} ramps. This can be accomplished by attaching 10-k Ω pull-up resistors to IOV_{DD} , or pull-down resistors to DGND.

The supply voltage ranges are specified in the [Recommended](#page-6-0) Operating Conditions but are repeated here for convenience.

All registers initialize to the default values after these supplies have been established. Communication with the AMC7832 will be valid after a 250-µS maximum power-on reset delay. The default state of all analog blocks is off as determined by the power-down registers (0xB2 and 0xB3). Before writing to this register, a hardware reset should be issued to ensure specified operation of the AMC7832. Communication to the AMC7832 will be valid after a maximum 250-µS reset delay from the rising edge of RESET.

If DV_{DD} falls below +4.5-V, the minimum supply value of DV_{DD}, either a hardware or power-on reset should be issued before proper operation can be resumed.

When powered on, the internal POR circuit invokes a power-on reset, which performs the equivalent function of the RESET terminal. To ensure a POR, DV_{DD} must start from a level below 750-mV.

11 Layout

11.1 Layout Guidelines

- All Power Supply terminals should be bypassed to ground with a low ESR ceramic bypass capacitor. The typical recommended bypass capacitance is 10-µF ceramic with a X7R or NP0 dielectric.
- To minimize interaction between the analog and digital return currents, the digital and analog sections should have separate ground planes that eventually connect at some point.
- To reduce noise on the internal reference, a 4.7-µF capacitor is recommended between the REF_CMP and GND.
- A high-quality ceramic type NP0 or X7R is recommended for its optimal performance across temperature, and very low dissipation factor.

11.2 Layout Example

Layout Example (continued)

Figure 63. AMC7832 Example Board Layout – Ground Planes

EXAS NSTRUMENTS

Layout Example (continued)

Figure 64. AMC7832 Example Board Layout – Power Planes

Layout Example (continued)

Figure 65. AMC7832 Example Board Layout – Analog Power Planes

12 Device and Documentation Support

12.1 Trademarks

All trademarks are the property of their respective owners.

12.2 Electrostatic Discharge Caution

These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.3 Glossary

[SLYZ022](http://www.ti.com/lit/pdf/SLYZ022) — *TI Glossary*.

This glossary lists and explains terms, acronyms and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check<http://www.ti.com/productcontent>for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

PACKAGE OPTION ADDENDUM

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

Texas
Instruments

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

Texas
Instruments

PACKAGE MATERIALS INFORMATION

www.ti.com 21-Mar-2014

*All dimensions are nominal

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2014, Texas Instruments Incorporated