

User's Guide SBAU193C–July 2011–Revised February 2016

# ADS8568EVM-PDK



Figure 1. ADS8568EVM-PDK

This user's guide describes the characteristics, operation, and use of the ADS8568EVM-PDK. This Performance Demonstration Kit (PDK) is an evaluation platform for the <u>ADS8568</u>, a 16-bit, eight-channel, simultaneous sampling, bipolar input analog-to-digital converter (ADC). The ADS8568EVM-PDK allows evaluation of all aspects of the ADS8568 device. This document includes an EVM QuickStart, hardware and software details, bill of materials, and schematic.

ADCPro is a trademark of Texas Instruments Incorporated. All other trademarks are the property of their respective owners.

#### Contents

1	EVM Overview	3
2	QuickStart	4
3	Quick Reference	6
4	Using the ADS8568EVM-PDK Plug-In in ADCPro	7
	ADS8568EVM-PDK Hardware Details	
6	Bill of Materials, Layout, and Schematic	14

# List of Figures

1	ADS8568EVM-PDK	1
2	ADS8568EVM Default Jumper Settings	4
3	Operation in Hardware Mode	8
4	Operation in Software Mode	
5	Analog Input Schematic	10
6	Jumpers JP16, JP18, JP21, and JP22	11
7	BV <sub>DD</sub> Voltage Selection	13
8	ADS8568EVM: Silkscreen (Top Layer)	17
9	ADS8568EVM: Top	17
10	ADS8568EVM: Internal GND Layer 1	
11	ADS8568EVM: Internal Layer 2	17
12	ADS8568EVM: Silkscreen (Bottom Layer)	17
13	ADS85x8EVM: Schematic 1	19
14	ADS85x8EVM: Schematic 2	20

### List of Tables

1	Related Documents	3
2	Default Jumper Configuration	5
3	Connector J3: Power-Supply Inputs	12
4	Analog Bipolar Input Supply Jumpers	12
5	Connector J4: Parallel Control	14
6	Connector J5: Parallel Interface Data Ouput	14
7	Bill of Materials	15



### 1 EVM Overview

The ADS8568EVM is an evaluation module (EVM) built to the TI Modular EVM System specification. It can be connected to any of the modular EVM system interface cards available from Texas Instruments. The ADS8568EVM is available as part of the ADS8568EVM-PDK, which includes an MMBInterface motherboard and software.

# 1.1 ADS8568EVM Features

- Contains all support circuitry needed for the ADS8568
- Voltage reference options: internal reference, onboard REF5025, or external reference
- Analog input bipolar voltage supply options: onboard ±14.5 V HV analog supplies or external supply inputs
- Compatible with the TI Modular EVM System

The ADS8568EVM-PDK includes the ADS8568EVM and an Opal Kelly XEM3010-based MMBInterface motherboard that can be used with ADCPro<sup>™</sup> to quickly evaluate the device.

This manual covers the operation of the ADS8568 device referred to as the *ADS8568EVM-PDK*. Throughout this document, the abbreviation *EVM* and the term *evaluation module* are synonymous with the ADS8568EVM.

# **1.2** Related Documentation from Texas Instruments

The related documents listed in Table 1 are available for download through the Texas Instruments web site at <u>www.ti.com</u>.

Device	Literature Number
ADS8568	SBAS543
OPA2211	SBOS377
TPS65131	SLVS493
REF5025	SBOS410
SN74LVC1G17D	SCES351

### Table 1. Related Documents

EVM Overview

TEXAS INSTRUMENTS

QuickStart

# 2 QuickStart

This section provides a QuickStart guide to quickly get up and running using ADCPro.

### 2.1 Default Jumper Settings

A silkscreen detailing the default jumper settings is shown in Figure 2. Table 2 explains the configuration for these jumpers.




Figure 2. ADS8568EVM Default Jumper Settings

### Table 2. Default Jumper Configuration

Pin Number	Default Position	Switch Description	
JP1	Short 2-3	Selects the buffered A0 input configuration	
JP2	Short 2-3	Selects the buffered A1 input configuration	
JP3	Open	Sets CS low with R17	
JP4	Short 1-2	Selects +5 VD as the BVDD voltage	
JP5	Short 2-3	Selects the buffered C0 input configuration	
JP6	Short 2-3	Selects the buffered B0 input configuration	
JP7	Short 2-3	Selects the buffered B1 input configuration	
JP8	Short 2-3	Selects the buffered C1 input configuration	
JP9	Short 1-2, 4-5, 7-8, and 10-11	Conversion start to J4.17 DCTOUT	
JP10	Short 1-2	Selects +HVINT for the +VOP AMP supply	
JP11	Short 1-2	Selects –HVINT for the –VOP AMP supply	
JP12	Open	External reference not connected to REFIO	
JP13	Short 2-3	Selects the buffered D0 input configuration	
JP14	Short 2-3	Selects the buffered D1 input configuration	
JP15	Open	Disables auto-sleep mode	
JP16	Closed	Selects hardware mode	
JP17	Open	Disables RESET	
JP18	Short 2-3	Selects the ±4 VREF range	
JP19	Short 1-2	Selects +HVINT for the +HVDD ADC supply	
JP20	Short 1-2	Selects –HVINT for the –HVSS ADC supply	
JP21	Open	Internal ADC reference enabled	
JP22	Closed	Selects parallel interface mode	
JP23	Short 1-2	±HVINT (±14 V) onboard supply on	

# 2.2 ADS8568EVM-PDK Kit Operation

To prepare to evaluate the ADS8568 with the ADS8568EVM-PDK, complete the following steps:

- 1. Verify the jumpers on the ADS8568EVM are as shown in Figure 2 (note that these settings are the factory-configured settings for the EVM).
- Using the <u>ADCPro Hardware and Software Installation Manual (SLAU372)</u>, install the ADCPro and ADS8568EVM plug-in software. Complete hardware connections and driver installation as part of the ADCPro Hardware and Software Installation Manual (SLAU372).
- 3. Connect a power supply using the included CA-2186 cable to the MMBInterface.

### CAUTION

Do not misalign the pins when plugging the ADS8568EVM into the MMBInterface. Check the pin alignment of J2, J3, J4, and J5 carefully before applying power to the ADS8568EVM-PDK.



#### 3 Quick Reference

#### 3.1 Analog Input

Eight of the analog input sources (channels 0 to 7) can be applied directly to header J2 of the ADS8568EVM (top side) or through the analog IO J3 connector on the MMBInterface board. Each analog input signal can be configured to connect to the ADS8568 through the <u>OPA2211</u> inverting, unity-gain buffers (default condition JPx jumpered pins 2 to 3) or directly to the ADS8568 device. Refer to the *Analog Input Circuit* section of the *ADS8568EVM Hardware Details* for more information about the analog input circuit. By default, the device is set up with the 2.5-V internal reference and the ±4x V<sub>REF</sub> range selected; corresponding to ±10-V range.

### 3.2 Digital Control

There are a variety of control lines associated with the ADS8568EVM that are user-accessible through various jumpers. The ADS8568 may output the conversion results using a serial or parallel interface. The ADS8568EVM may be set in parallel or serial mode through jumper JP22 and may be configured in hardware or software control mode through jumper JP16.

The operating mode of the device determines which connector pins on connectors J4 and J5 are used to control the converter operation and timing, and which pins on the connector output the digital results.

**NOTE:** The ADS8568EVM-PDK kit with ADCPro supports the parallel interface mode of operation under hardware mode or software mode control. By factory default, the ADS8568EVM-PDK is configured to operate with the parallel interface (JP22 shunt) under hardware control (JP16 shunt). When using the ADS8568EVM-PDK kit, the parallel interface conversion results are available through connector J5.

#### 3.3 Power Supply

The analog portion of the ADS8568 requires an analog 5-V supply and a bipolar input supply. The 5-V analog voltage supply can be generated by the an external lab supply and the included CA-2186 cable or by applying the +5 VA to the connector of the MMBInterface board. The ADS8568EVM is configured at the factory with the onboard  $\pm$ 14.5-V bipolar supply. The user can also select to apply the bipolar supply to the  $\pm$ VA connectors on the MMBInterface board. Please refer to the *Power Supplies* section of the *ADS8568EVM Hardware Details* for more information.

### CAUTION

Do not exceed the  $\pm$ 18-VDC bipolar Input supply limit. Damage to the op amps and the ADS8568 can occur if this limit is exceeded.

#### 3.4 Voltage Reference

The ADS8568 has an internal, 2.5-V to 3-V programmable reference. Alternatively, the user can select the onboard 2.5-V reference, <u>REF5025</u> (U7). The device is set up by default in hardware mode (JP16 closed) with the internal 2.5-V reference enabled (JP21 open). Refer to the *ADS8568 Internal Reference and EVM Onboard Reference* section of the *ADS8568EVM Hardware Details* for more information.

#### CAUTION

If the REF5025 2.5-V onboard reference is required, the internal reference must be disabled by first shorting JP21 and afterwards installing JP12. Ensure JP12 is open whenever the internal reference is enabled to avoid potential damage to the ADS8568 device.



# 4 Using the ADS8568EVM-PDK Plug-In in ADCPro

# 4.1 Using the ADS8568EVM-PDK Plug-in

The ADS8568EVM-PDK plug-in for ADCPro provides control over all settings of the ADS8568 in parallel interface mode. The ADS8568EVM-PDK plug-in may be used in Hardware mode or Software mode. The user can adjust the ADS8568EVM settings when not acquiring data. During acquisition, all controls are disabled and settings may not be changed. When a setting is changed on the ADS8568EVM plug-in, the setting immediately updates on the board.

Settings on the ADS8568EVM correspond to settings described in the ADS8568 product data sheet.

### 4.1.1 Operation in Hardware Mode

For proper operation in hardware mode, the user selects *Hardware* mode by clicking on the **Mode** panel. Jumper JP16 must be shunted or closed; refer to Figure 3. The channel range is adjusted in hardware mode by setting jumper JP18: shunt 2-3:  $\pm 4x V_{REF}$  range is selected; shunt 1-2:  $\pm 2x V_{REF}$  range is selected. For proper operation, the user must also ensure that the channel range in ADCPro matches the hardware settings.

When using the internal reference, the user must verify that jumper JP12 is open; JP21 must be open to enable the internal reference. If the onboard REF5025 2.5-V reference is desired, JP21 must be shunted to disable the internal reference and the user must switch to Software mode. The user may input the desired sampling rate on the **Data Rate** panel. The data rate is limited by the ADS8568EVM plug-in software to a maximum of 400 kSPS. The conversion results are available on connector J5.




ADCO	EVOENA		<b>.</b> .
ADS8	5X8EVM	Connected	N.
Device	AD\$8568 🤝	Data Rate 400.00	0kHz
Mode	Hardware		
HW Mode		Channel Range ±4 x Vre	f
About	Note: For operation in hard is shunted, or closed.	ware mode, ensure that JP16	
	settings, but it is impo	sted in hardware mode by JP ortant to ensure that channel thes the hardware settings for properly.	
	JP 18: Shunt 2-3: +/-4 x Vre Shunt 1-2: +/-2 x Vre		
	in the open position w to avoid damaging the	ternal reference jumper JP12 i /hen using the internal referer e device. To use the external oftware mode and disable the st.	
FPGA Col	lecting		100%

Figure 3. Operation in Hardware Mode



### 4.1.2 Operation in Software Mode

For proper operation in software mode, the user selects *Software* mode by clicking on the **Mode** panel. Jumper JP16 must be open, as shown in Figure 4.



### Figure 4. Operation in Software Mode

When using the internal reference, the user must verify that jumper JP12 is open and select *Internal* in the *Vref Source* control. The *Internal Reference Buffers* must be enabled by selecting the appropriate panel. The user may choose either the 2.5 V or 3.0 V internal V<sub>REF</sub>. In addition, the user may program the V<sub>REF</sub> DAC to adjust the voltage reference by placing the code value (as determined by Equation 1) in the **Vref DAC** panel provided.

 $V_{REF} = Range \times (Code + 1)/1024$ 



#### ADS8568EVM-PDK Hardware Details

Code is the decimal value of the DAC register content. To ensure proper performance, the DAC output voltage should not be programmed below 0.5 V.

If the external reference is desired, the user must disable the internal reference first by selecting *External*. The user may either install jumper J12 to connect the onboard 2.5-V REF5025 reference or connect an external reference. The allowed external reference range is from 0.5 V to 3.025 V. The user must input the reference voltage in the External **Vref Source** panel provided in the screen in order for ADCPro to display the conversion results properly.

When the device is operating in software mode, the channel range is adjusted for each channel pair by selecting either  $\pm 4x V_{REF}$  or  $\pm 2x V_{REF}$  in the **Channel Input Range** panel. Each device channel pair (except channel pair A, which is the master channel pair and is always active) can be individually switched off using the **Powerdown** panel provided. The user may input the desired sampling rate on the **Data Rate** panel. The data rate is limited by the ADS8568EVM plug-in software to a maximum of 400 kSPS. The conversion results are available on connector J5.

### 5 ADS8568EVM-PDK Hardware Details

The ADS8568EVM-PDK is designed to easily interface with multiple control platforms. Dual-row, header/socket combinations at J2, J3, J4, and J5 allow connection to external circuitry for evaluation and debug.

### 5.1 Analog Input Circuit

The circuit at the analog input of the ADS8568EVM-PDK board consists of four independent <u>OPA2211</u> dual operational amplifiers. The OPA2211 dual op amps may be powered from an onboard  $\pm 14.5$ -V analog supply or from an external supply. The amplifiers are configured as inverting, unity-gain buffers by default. The OPA2211 buffer input circuit is shown in Figure 5. This circuit is used in all eight input channels. Jumper JPx can be used to bypass the input buffer circuit.




Figure 5. Analog Input Schematic



### 5.2 ADS8568 Internal Reference and EVM Onboard Reference

The ADS8568 has an internal, programmable 2.5-V or 3-V internal reference. Alternatively, the user can select the onboard 2.5-V reference, REF5025 (U7).

- When the device is set up in hardware mode (JP16 closed), the internal fixed 2.5-V reference is enabled through the REFEN pin (JP21 open). Refer to Figure 6 for the jumper location. The channel range is adjusted in hardware mode by the JP18 settings:
  - JP18 shunt 2-3: ±4x V<sub>REF</sub> range selected
  - JP18 shunt 1-2: ±2x V<sub>REF</sub> range selected
  - **NOTE:** The device is configured at the factory in hardware mode with a 2.5-V reference and a  $\pm 4x$  V<sub>REF</sub> range. The **Operation in Hardware Mode** section provides more detailed information about the hardware mode of operation.
- When the device is set up in software mode (JP16 open), the user can select either the internal 2.5-V or 3.0-V programmable reference and choose either the ±4x V<sub>REF</sub> or ±2x V<sub>REF</sub> range through the software panel on the ADS8568EVM Plug-In.
- If the onboard REF5025 2.5-V reference is desired, the internal reference must first be disabled (in hardware mode, J21 must be shunted to disable the reference). The ADS8568EVM provides an onboard 2.5-V reference via U7. To use the REF5025 reference, a shunt jumper must be placed on JP12. Test points TP8 and TP9 are provided to allow the user to monitor the reference voltage (either internal or the REF5025) and may also be used to connect a user-provided reference voltage in the range of 0.5 V to 3.025 V.




Figure 6. Jumpers JP16, JP18, JP21, and JP22



#### 5.3 Power Supplies

The ADS8568EVM-PDK is configured at the factory with an on-board bipolar analog input ±14.5 V switching supply (±HV), a +5-V AV<sub>DD</sub> analog supply, and either a +5 BV<sub>DD</sub> or +3.3 V<sub>DD</sub> supply. For ADS8568EVM stand-alone operation, power sources can be applied through connector J3 on the board. Table 3 shows the various supply connections on connector J3.

Signal	Pin N	umber	Signal	
+VA Connects to HVDD	1	2	(+VA) Connects to HVSS	
(+5 VA) Connects to AV <sub>DD</sub>	3	4	Unused	
DGND	5	6	AGND	
Unused	7	8	Unused	
+3.3 V optional $BV_{DD}$	9	10	+5 V optional BV <sub>DD</sub>	

#### Table 3. Connector J3: Power-Supply Inputs

#### 5.3.1 Bipolar Analog Input Supplies

The board is configured from the factory with a  $\pm$ 14.5-V switching supply to generate the HV analog bipolar input  $\pm$ 14.5-V supply. The onboard  $\pm$ 14.5 V is generated via the TPS65131 positive and negative dc to dc converter. The user could also provide power to the HV supplies and onboard buffers from a well-regulated, external linear supply that has current-limiting capabilities.

The HVDD and HVSS supplies to the ADS8568 can be selected through jumpers JP19 and JP20. The supplies to the OPA2211 buffers can be selected through jumpers JP10 and JP11. If the user desires to use the external linear supply; the switching power supply may be disabled by placing jumper JP23 to the *OFF* position. Ensure all power is off before manipulating the power-supply jumpers. Table 4 describes the bipolar input supply jumpers.

Pin Number	Default Position	Switch Description
JP10	Short 1-2	1-2 On-board +HVINT to OPA2211 buffers 2-3 External +HV supply to OPA2211buffers
JP11	Short 1-2	1-2 On-board -HVINT to OPA2211 buffers 2-3 External -HV supply to OPA2211buffers
JP19	Short 1-2	1-2 On-board +HVINT to HVDD supply on ADS8568 2-3 External +HV to HVDD supply on ADS8568
JP20	Short 1-2	1-2 On-board +HVINT to HVDD supply on ADS8568 2-3 External +HV to HVDD supply on ADS8568

#### **Table 4. Analog Bipolar Input Supply Jumpers**

### CAUTION

Do not exceed the  $\pm$ 18-VDC bipolar input supply limit. Damage to the op amps and the ADS8568 can occur if this limit is exceeded.



### 5.3.2 Analog +5-V Supply

The ADS8568EVM-PDK board requires an independent +5-V supply to power the analog portion of the DUT, the external reference, and the external reference buffer. This voltage is applied through J3 (pin 3) and is denoted as AVDD. This supply can be monitored at test point TP3.

### 5.3.3 Digital Power: Buffer I/O Supply

The buffer I/O supply of the ADS8568EVM-PDK is provided through connector J3. Connector J3 has a +3.3-V and +5-V digital supply defined on pins 9 and 10, respectively. Jumper JP4 on the EVM allows the user to select the default +5.5 V or 3.3 V for the device BV<sub>DD</sub> source. This voltage is also applied to the remaining digital circuitry on the EVM. Figure 7 shows jumper JP4 configured for the 3.3-VD buffer I/O supply.




Figure 7. BV<sub>DD</sub> Voltage Selection



### 5.4 Digital Controls: J4 and J5

The digital inputs and outputs of the EVM are provided through connectors J4 and J5. The ADS8568EVM-PDK plug-in supports the parallel interface of operation.

### 5.4.1 Parallel Control: Connector J4

Connector J4 contains parallel control signals such as write enable and read enable. Four address lines are also provided to allow the stacking of multiple ADS8568EVMs. The signals applied to this connector are routed through U7 when the device is set up in the parallel interface mode of operation (JP22 closed). Table 5 describes the control lines found on J4.

Pin Number	Signal	Description	
J4.1	DC_CNTL	G2A input to address decoder U3; default low by pull-down resistor $R_{\rm 33}\!.$	
J4.3	DC_AWE	Active low write enable input to ADS8568; used with $\overline{\text{CS}}$ to write to the configuration register.	
J4.5	DC_ARE	Active low read enable input to ADS8568; used with $\overline{\text{CS}}$ to read from the parallel data bus.	
J4.7	DC_A0	3-line to 8-line address decoder input A.	
J4.9	DC_A2	3-line to 8-line address decoder input B.	
J4.11	.11 DC_A3 3-line to 8-line address decoder input C.		
J4.13	N/C 3-line to 8-line address decoder input G1; must be high to enable ad decoder.		
J4.15	DC_A3	No connection	
J4.17	4.17 DC_TOUT CONVST_A/B/C/D inputs when shunt jumpers are placed in the respondef authority states on JP9, as described in Table 2.		
J4.19	DC_INTa	Interrupt source to host processor; connects directly to pin 18 (BUSY) of the ADS8568.	
J4.2 through J4.20 (even)	DGND	These pins are connected to digital ground.	

#### Table 5. Connector J4: Parallel Control

### 5.4.2 Parallel Data: Connector J5

Connector J5 contains parallel interface output data lines. Table 6 lists the parallel data output found in connector J5.

Pin Number	Signal	Description
J5.1 through J5.31 (odd)	DCD[15:0]	16-bit parallel data bus used when writing to or reading from the ADS8568 in parallel mode.
J4.3	DGND	These pins are connected to digital ground.

### 6 Bill of Materials, Layout, and Schematic

### 6.1 Bill of Materials

Table 7 lists the ADS8568EVM bill of materials.



# Table 7. Bill of Materials

ltem	Quantity	Designator	Description	Manufacturer	Part Number
1	1	N/A	Printed wiring board	TI	6521094
2	8	C1, C18, C19, C25-C27, C63, C66	Capacitor, ceramic, 39 pF, 50 V, 5%, C0G, 0603	Murata	GRM1885C1H390JA01D
3	25	C2, C3, C11, C15, C22, C24, C32-C36, C38- C41, C46-C48, C50-C52, C59, C81, C84, C86	Capacitor, ceramic, 0.1 µF, X7R, 50 V, 10%, 0603	Murata	GRM188R71H104KA93D
4	0	C4, C7, C8, C10, C17, C20, C64, C67	Not installed	—	_
5	13	C5, C6, C9, C12, C14, C42-C45, C53, C57, C58, C61	Capacitor, ceramic, 10 µF, X5R, 16 V, 20%, 0805	TDK	C2012X5R1C106M
6	8	C13, C16, C28-C31, C62, C65	Capacitor, ceramic, 2200 pF, 50 V, 5%, C0G, 0603	Murata	GRM1885C1H222JA01D
7	5	C21, C23, C49, C54, C85	Capacitor, ceramic, 1 µF, X5R, 35 V, 10%, 0603	Taiyo Yuden	GMK107BJ105KA-T
8	1	C37	Capacitor, ceramic, 0.47 µF, X5R, 10 V, 10%, 0603	Murata	GRM188R61A474KA61D
9	2	C55, C60	Capacitor, ceramic, 22 µF, X5R, 6.3 V, 10%, 0805	Taiyo Yuden	JMK212BJ226KG-T
10	1	C68, C69	Capacitor, ceramic, 4.7 µF, 25 V, X5R, 0805	Murata	GRM21BR61E475KA12L
11	2	C70, C72	Capacitor, ceramic, 0.01 µF, X7R, 50 V, 10%, 0603	Murata	GRM188R71H103KA01D
12	2	C71, C83	Capacitor, ceramic, 150 pF, 50 V, C0G, 0603	TDK	C1608C0G1H151J
13	8	C73-C80	Capacitor, ceramic, 4.7 µF, 25 V, X7R, 10%, 1206	TDK	C3216X7R1E475K
14	1	C82	Capacitor, ceramic, 0.22 µF, 16 V, X7R, 10%, 0603	TDK	C1608X7R1C224K
15	2	D1, D2	LED, 565nm, green diff, 0603, SMD	Lumex	SML-LX0603GW-TR
16	2	D3, D4	MBRM120, Schottky, 1 A, 20 V, PowerMite	On Semi	MBRM120ET3G
17	5	FB1-FB5	Ferrite chip, 600 Ω, 500 mA, 0805	TDK	MMZ2012R601A
18	1	J1	Connector, SMA, jack, straight PCB	Amphenol	132134
19	1	J1	Connector, SMA, jack, straight PCB	Emerson	142-0701-201
20	2	J2, J4 (Top)	10-pin, dual row, SM header (20 posible)	Samtec	TSM-110-01-T-DV-P
21	2	J2, J4 (Bottom)	10-pin, dual row, SM header (20 posible)	Samtec	SSW-110-22-F-D-VS-K
22	1	J3 (Top)	5-pin, dual row, SM header (10 posible)	Samtec	TSM-105-01-T-DV-P
23	1	J3 (Bottom)	5-pin, dual row, SM header (10 posible)	Samtec	SSW-105-22-F-D-VS-K
24	1	J5 (Top)	16-pin, dual row, SM header (32 posible)	Samtec	TSM-116-01-T-DV-P
25	1	J5 (Bottom)	16-pin, dual row, SM header (32 posible)	Samtec	SSW-116-22-F-D-VS-K
26	15	JP1, JP2, JP4-JP8, JP10, JP11, JP13, JP14, JP18-JP20, JP23	3-pin, 2-mm header	Samtec	TMM-103-01-T-S
27	1	JP3	3-pin, dual row, header (6 posible)	Samtec	TSW-103-07-T-D
28	1	JP9	4-pin, triple row, header (12 posible)	Samtec	TSW-104-07-T-T
29	6	JP12, JP15-JP17, JP21, JP22	2-pin, 0.1-inch header	Samtec	TSW-102-07-T-S
30	2	L1, L2	Power inductors, 5.3 µH, 1.90 A	Sumida	CDRH5D28NP-5R3NC



Bill of Materials, Layout, and Schematic

www.ti.com

# Table 7. Bill of Materials (continued)

Item	Quantity	Designator	Description	Manufacturer	Part Number
31	1	Q1	MOSFET, P-channel, 20 V, 3.7 A, SOT23-3	Vishay/Siliconix	SI2323DS-T1-E3
32	24	R1, R4, R5, R7, R14, R17, R18, R27, R31- R35, R40, R44, R60, R61, R64, R67, R70, R73, R76, R79, R82	Resistor, 1 kΩ, 1/10 W, 1%, 0603, SMD	Yageo	RC0603FR-071KL
33	10	R10-R13, R15, R16, R19, R20, R41, R45	Resistor, 10 Ω, 1/10 W, 1%, 0603, SMD	Yageo	RC0603FR-0710RL
34	0	R2, R3, R6, R8, R9, R21-R23, R26, R28-R30, R38, R39, R42, R43, R85	Not installed	_	_
35	5	R36, R55-R58	Resistor, 10 kΩ, 1/10 W, 1%, 0603, SMD	Yageo	RC0603FR-0710KL
36	2	R24, R25	Resistor, 2 kΩ, 1/10 W, 1%, 0603, SMD	Yageo	RC0603FR-072KL
37	1	R37	Resistor, 1 Ω, 1/10 W, 1%, 0603, SMD	Yageo	RC0603FR-071RL
38	1	R46	Resistor, 130 kΩ, 1/10 W, 1%, 0603, SMD	Yageo	RC0603FR-07130KL
39	20	R47, R48, R54, R62, R63, R65, R66, R68, R69, R71, R72, R74, R75, R77, R78, R80, R81, R83, R84, R86	Resistor, 0 Ω, 1/10 W, 0603, SMD	Yageo	RC0603JR-070RL
40	1	R49	Resistor, 1 MΩ, 1/10 W, 1%, 0603, SMD	Yageo	RC0603FR-071ML
41	1	R50	Resistor, 90.9 kΩ, 1/10 W, 1%, 0603, SMD	Yageo	RC0603FR-0790K9L
42	1	R51	Resistor, 100 Ω, 1/10 W, 1%, 0603, SMD	Yageo	RC0603FR-07100RL
43	1	R52	Resistor, 1.50 MΩ, 1/10 W, 1%, 0603	Yageo	RC0603FR-071M5L
44	2	R53, R87	Resistor, 51.1 kΩ, 1/10 W, 1%, 0603, SMD	Yageo	RC0603FR-0751K1L
45	1	R59	49.9 Ω, 1/10 W, 1% 0603, SMD	Yageo	RC0603FR-0749R9L
46	6	TP1-TP3, TP6, TP8, TP11	Test point, PC, mini, 0.040"D, red	Keystone	5000
47	6	TP4, TP5, TP7, TP9, TP10, TP12	Test point, PC, mini, 0.040"D, black	Keystone	5001
48	4	U1, U5, U6, U8	IC, op amp, precision, DL, LNLP, 8-SOIC	ТІ	OPA2211AIDDA
49	1	U2	IC, 3-8 line, decodr/demux, 16-SOIC	TI	SN74AHC138D
50	1	U3	ADS8568, ADS85x8, 16/14/12-Bit, 8-Channel, Simultaneous Sampling Bipolar Input ADC	ті	ADS8568SRGE
51	1	U4	IC, op amp, GP, R-R, 38 MHz, SGL, 8-MSOP	TI	OPA350EA/250
52	1	U7	IC, precision, VREF, 2.5 V, LN/LD, MSOP	TI	REF5025AIDGKT
53	1	U9	IC, converting, DC/DC, pos/neg, 24-QFN	TI	TPS65131RGER
54	6	N/A	0.100, shunt-black shunts	3M	969102-0000-DA
55	13	N/A	2-mm shunt	Samtec	2SN-BK-G



# 6.2 Layout

Figure 8 through Figure 12 show the PCB layout of the ADS8568EVM (not to scale).




Figure 8. ADS8568EVM: Silkscreen (Top Layer)

Figure 9. ADS8568EVM: Top




Figure 10. ADS8568EVM: Internal GND Layer 1




Figure 11. ADS8568EVM: Internal Layer 2



Bill of Materials, Layout, and Schematic




Figure 12. ADS8568EVM: Silkscreen (Bottom Layer)

# 6.3 Schematic

Figure 13 and Figure 14 show complete schematics for the ADS8568EVM.








Figure 13. ADS85x8EVM: Schematic 1











# **Revision History**

Changes from B Revision (July 2013) to C Revision Page							
•	Replaced reference of wall supply to external supply in the ADS8568EVM-PDK Kit Operation section.	5					
•	Replaced reference of wall supply to external supply in the <i>Power Supply</i> section.	. 6					

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

#### STANDARD TERMS AND CONDITIONS FOR EVALUATION MODULES

- 1. Delivery: TI delivers TI evaluation boards, kits, or modules, including any accompanying demonstration software, components, or documentation (collectively, an "EVM" or "EVMs") to the User ("User") in accordance with the terms and conditions set forth herein. Acceptance of the EVM is expressly subject to the following terms and conditions.
  - 1.1 EVMs are intended solely for product or software developers for use in a research and development setting to facilitate feasibility evaluation, experimentation, or scientific analysis of TI semiconductors products. EVMs have no direct function and are not finished products. EVMs shall not be directly or indirectly assembled as a part or subassembly in any finished product. For clarification, any software or software tools provided with the EVM ("Software") shall not be subject to the terms and conditions set forth herein but rather shall be subject to the applicable terms and conditions that accompany such Software
  - 1.2 EVMs are not intended for consumer or household use. EVMs may not be sold, sublicensed, leased, rented, loaned, assigned, or otherwise distributed for commercial purposes by Users, in whole or in part, or used in any finished product or production system.
- 2 Limited Warranty and Related Remedies/Disclaimers:
  - 2.1 These terms and conditions do not apply to Software. The warranty, if any, for Software is covered in the applicable Software License Agreement.
  - 2.2 TI warrants that the TI EVM will conform to TI's published specifications for ninety (90) days after the date TI delivers such EVM to User. Notwithstanding the foregoing, TI shall not be liable for any defects that are caused by neglect, misuse or mistreatment by an entity other than TI, including improper installation or testing, or for any EVMs that have been altered or modified in any way by an entity other than TI. Moreover, TI shall not be liable for any defects that result from User's design, specifications or instructions for such EVMs. Testing and other quality control techniques are used to the extent TI deems necessary or as mandated by government requirements. TI does not test all parameters of each EVM.
  - 2.3 If any EVM fails to conform to the warranty set forth above, TI's sole liability shall be at its option to repair or replace such EVM, or credit User's account for such EVM. TI's liability under this warranty shall be limited to EVMs that are returned during the warranty period to the address designated by TI and that are determined by TI not to conform to such warranty. If TI elects to repair or replace such EVM, TI shall have a reasonable time to repair such EVM or provide replacements. Repaired EVMs shall be warranted for the remainder of the original warranty period. Replaced EVMs shall be warranted for a new full ninety (90) day warranty period.
- 3 Regulatory Notices:
  - 3.1 United States
    - 3.1.1 Notice applicable to EVMs not FCC-Approved:

This kit is designed to allow product developers to evaluate electronic components, circuitry, or software associated with the kit to determine whether to incorporate such items in a finished product and software developers to write software applications for use with the end product. This kit is not a finished product and when assembled may not be resold or otherwise marketed unless all required FCC equipment authorizations are first obtained. Operation is subject to the condition that this product not cause harmful interference to licensed radio stations and that this product accept harmful interference. Unless the assembled kit is designed to operate under part 15, part 18 or part 95 of this chapter, the operator of the kit must operate under the authority of an FCC license holder or must secure an experimental authorization under part 5 of this chapter.

3.1.2 For EVMs annotated as FCC – FEDERAL COMMUNICATIONS COMMISSION Part 15 Compliant:

#### CAUTION

This device complies with part 15 of the FCC Rules. Operation is subject to the following two conditions: (1) This device may not cause harmful interference, and (2) this device must accept any interference received, including interference that may cause undesired operation.

Changes or modifications not expressly approved by the party responsible for compliance could void the user's authority to operate the equipment.

#### FCC Interference Statement for Class A EVM devices

NOTE: This equipment has been tested and found to comply with the limits for a Class A digital device, pursuant to part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference when the equipment is operated in a commercial environment. This equipment generates, uses, and can radiate radio frequency energy and, if not installed and used in accordance with the instruction manual, may cause harmful interference to radio communications. Operation of this equipment in a residential area is likely to cause harmful interference in which case the user will be required to correct the interference at his own expense.

#### FCC Interference Statement for Class B EVM devices

NOTE: This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates, uses and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one or more of the following measures:

- Reorient or relocate the receiving antenna.
- Increase the separation between the equipment and receiver.
- Connect the equipment into an outlet on a circuit different from that to which the receiver is connected.
- Consult the dealer or an experienced radio/TV technician for help.

#### 3.2 Canada

3.2.1 For EVMs issued with an Industry Canada Certificate of Conformance to RSS-210

#### **Concerning EVMs Including Radio Transmitters:**

This device complies with Industry Canada license-exempt RSS standard(s). Operation is subject to the following two conditions: (1) this device may not cause interference, and (2) this device must accept any interference, including interference that may cause undesired operation of the device.

#### Concernant les EVMs avec appareils radio:

Le présent appareil est conforme aux CNR d'Industrie Canada applicables aux appareils radio exempts de licence. L'exploitation est autorisée aux deux conditions suivantes: (1) l'appareil ne doit pas produire de brouillage, et (2) l'utilisateur de l'appareil doit accepter tout brouillage radioélectrique subi, même si le brouillage est susceptible d'en compromettre le fonctionnement.

#### **Concerning EVMs Including Detachable Antennas:**

Under Industry Canada regulations, this radio transmitter may only operate using an antenna of a type and maximum (or lesser) gain approved for the transmitter by Industry Canada. To reduce potential radio interference to other users, the antenna type and its gain should be so chosen that the equivalent isotropically radiated power (e.i.r.p.) is not more than that necessary for successful communication. This radio transmitter has been approved by Industry Canada to operate with the antenna types listed in the user guide with the maximum permissible gain and required antenna impedance for each antenna type indicated. Antenna types not included in this list, having a gain greater than the maximum gain indicated for that type, are strictly prohibited for use with this device.

#### Concernant les EVMs avec antennes détachables

Conformément à la réglementation d'Industrie Canada, le présent émetteur radio peut fonctionner avec une antenne d'un type et d'un gain maximal (ou inférieur) approuvé pour l'émetteur par Industrie Canada. Dans le but de réduire les risques de brouillage radioélectrique à l'intention des autres utilisateurs, il faut choisir le type d'antenne et son gain de sorte que la puissance isotrope rayonnée équivalente (p.i.r.e.) ne dépasse pas l'intensité nécessaire à l'établissement d'une communication satisfaisante. Le présent émetteur radio a été approuvé par Industrie Canada pour fonctionner avec les types d'antenne énumérés dans le manuel d'usage et ayant un gain admissible maximal et l'impédance requise pour chaque type d'antenne. Les types d'antenne non inclus dans cette liste, ou dont le gain est supérieur au gain maximal indiqué, sont strictement interdits pour l'exploitation de l'émetteur

#### 3.3 Japan

- 3.3.1 Notice for EVMs delivered in Japan: Please see <a href="http://www.tij.co.jp/lsds/ti\_ja/general/eStore/notice\_01.page">http://www.tij.co.jp/lsds/ti\_ja/general/eStore/notice\_01.page</a> 日本国内に 輸入される評価用キット、ボードについては、次のところをご覧ください。 http://www.tij.co.jp/lsds/ti\_ja/general/eStore/notice\_01.page
- 3.3.2 Notice for Users of EVMs Considered "Radio Frequency Products" in Japan: EVMs entering Japan may not be certified by TI as conforming to Technical Regulations of Radio Law of Japan.

If User uses EVMs in Japan, not certified to Technical Regulations of Radio Law of Japan, User is required by Radio Law of Japan to follow the instructions below with respect to EVMs:

- 1. Use EVMs in a shielded room or any other test facility as defined in the notification #173 issued by Ministry of Internal Affairs and Communications on March 28, 2006, based on Sub-section 1.1 of Article 6 of the Ministry's Rule for Enforcement of Radio Law of Japan,
- 2. Use EVMs only after User obtains the license of Test Radio Station as provided in Radio Law of Japan with respect to EVMs, or
- 3. Use of EVMs only after User obtains the Technical Regulations Conformity Certification as provided in Radio Law of Japan with respect to EVMs. Also, do not transfer EVMs, unless User gives the same notice above to the transferee. Please note that if User does not follow the instructions above, User will be subject to penalties of Radio Law of Japan.

【無線電波を送信する製品の開発キットをお使いになる際の注意事項】開発キットの中には技術基準適合証明を受けて いないものがあります。 技術適合証明を受けていないもののご使用に際しては、電波法遵守のため、以下のいずれかの 措置を取っていただく必要がありますのでご注意ください。

- 1. 電波法施行規則第6条第1項第1号に基づく平成18年3月28日総務省告示第173号で定められた電波暗室等の試験設備でご使用 いただく。
- 2. 実験局の免許を取得後ご使用いただく。
- 3. 技術基準適合証明を取得後ご使用いただく。
- なお、本製品は、上記の「ご使用にあたっての注意」を譲渡先、移転先に通知しない限り、譲渡、移転できないものとします。 上記を遵守頂けない場合は、電波法の罰則が適用される可能性があることをご留意ください。 日本テキサス・イ

ンスツルメンツ株式会社

東京都新宿区西新宿6丁目24番1号

西新宿三井ビル

- 3.3.3 Notice for EVMs for Power Line Communication: Please see <a href="http://www.tij.co.jp/lsds/ti\_ja/general/eStore/notice\_02.page">http://www.tij.co.jp/lsds/ti\_ja/general/eStore/notice\_02.page</a> 電力線搬送波通信についての開発キットをお使いになる際の注意事項については、次のところをご覧ください。http://www.tij.co.jp/lsds/ti\_ja/general/eStore/notice\_02.page
- 4 EVM Use Restrictions and Warnings:
  - 4.1 EVMS ARE NOT FOR USE IN FUNCTIONAL SAFETY AND/OR SAFETY CRITICAL EVALUATIONS, INCLUDING BUT NOT LIMITED TO EVALUATIONS OF LIFE SUPPORT APPLICATIONS.
  - 4.2 User must read and apply the user guide and other available documentation provided by TI regarding the EVM prior to handling or using the EVM, including without limitation any warning or restriction notices. The notices contain important safety information related to, for example, temperatures and voltages.
  - 4.3 Safety-Related Warnings and Restrictions:
    - 4.3.1 User shall operate the EVM within TI's recommended specifications and environmental considerations stated in the user guide, other available documentation provided by TI, and any other applicable requirements and employ reasonable and customary safeguards. Exceeding the specified performance ratings and specifications (including but not limited to input and output voltage, current, power, and environmental ranges) for the EVM may cause personal injury or death, or property damage. If there are questions concerning performance ratings and specifications, User should contact a TI field representative prior to connecting interface electronics including input power and intended loads. Any loads applied outside of the specified output range may also result in unintended and/or inaccurate operation and/or possible permanent damage to the EVM and/or interface electronics. Please consult the EVM user guide prior to connecting any load to the EVM output. If there is uncertainty as to the load specification, please contact a TI field representative. During normal operation, even with the inputs and outputs kept within the specified allowable ranges, some circuit components may have elevated case temperatures. These components include but are not limited to linear regulators, switching transistors, pass transistors, current sense resistors, and heat sinks, which can be identified using the information in the associated documentation. When working with the EVM, please be aware that the EVM may become very warm.
    - 4.3.2 EVMs are intended solely for use by technically qualified, professional electronics experts who are familiar with the dangers and application risks associated with handling electrical mechanical components, systems, and subsystems. User assumes all responsibility and liability for proper and safe handling and use of the EVM by User or its employees, affiliates, contractors or designees. User assumes all responsibility and liability to ensure that any interfaces (electronic and/or mechanical) between the EVM and any human body are designed with suitable isolation and means to safely limit accessible leakage currents to minimize the risk of electrical shock hazard. User assumes all responsibility and liability for any improper or unsafe handling or use of the EVM by User or its employees, affiliates, contractors or designees.
  - 4.4 User assumes all responsibility and liability to determine whether the EVM is subject to any applicable international, federal, state, or local laws and regulations related to User's handling and use of the EVM and, if applicable, User assumes all responsibility and liability for compliance in all respects with such laws and regulations. User assumes all responsibility and liability for proper disposal and recycling of the EVM consistent with all applicable international, federal, state, and local requirements.
- Accuracy of Information: To the extent TI provides information on the availability and function of EVMs, TI attempts to be as accurate as possible. However, TI does not warrant the accuracy of EVM descriptions, EVM availability or other information on its websites as accurate, complete, reliable, current, or error-free.

- 6. Disclaimers:
  - 6.1 EXCEPT AS SET FORTH ABOVE, EVMS AND ANY WRITTEN DESIGN MATERIALS PROVIDED WITH THE EVM (AND THE DESIGN OF THE EVM ITSELF) ARE PROVIDED "AS IS" AND "WITH ALL FAULTS." TI DISCLAIMS ALL OTHER WARRANTIES, EXPRESS OR IMPLIED, REGARDING SUCH ITEMS, INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF ANY THIRD PARTY PATENTS, COPYRIGHTS, TRADE SECRETS OR OTHER INTELLECTUAL PROPERTY RIGHTS.
  - 6.2 EXCEPT FOR THE LIMITED RIGHT TO USE THE EVM SET FORTH HEREIN, NOTHING IN THESE TERMS AND CONDITIONS SHALL BE CONSTRUED AS GRANTING OR CONFERRING ANY RIGHTS BY LICENSE, PATENT, OR ANY OTHER INDUSTRIAL OR INTELLECTUAL PROPERTY RIGHT OF TI, ITS SUPPLIERS/LICENSORS OR ANY OTHER THIRD PARTY, TO USE THE EVM IN ANY FINISHED END-USER OR READY-TO-USE FINAL PRODUCT, OR FOR ANY INVENTION, DISCOVERY OR IMPROVEMENT MADE, CONCEIVED OR ACQUIRED PRIOR TO OR AFTER DELIVERY OF THE EVM.
- 7. USER'S INDEMNITY OBLIGATIONS AND REPRESENTATIONS. USER WILL DEFEND, INDEMNIFY AND HOLD TI, ITS LICENSORS AND THEIR REPRESENTATIVES HARMLESS FROM AND AGAINST ANY AND ALL CLAIMS, DAMAGES, LOSSES, EXPENSES, COSTS AND LIABILITIES (COLLECTIVELY, "CLAIMS") ARISING OUT OF OR IN CONNECTION WITH ANY HANDLING OR USE OF THE EVM THAT IS NOT IN ACCORDANCE WITH THESE TERMS AND CONDITIONS. THIS OBLIGATION SHALL APPLY WHETHER CLAIMS ARISE UNDER STATUTE, REGULATION, OR THE LAW OF TORT, CONTRACT OR ANY OTHER LEGAL THEORY, AND EVEN IF THE EVM FAILS TO PERFORM AS DESCRIBED OR EXPECTED.
- 8. Limitations on Damages and Liability:
  - 8.1 General Limitations. IN NO EVENT SHALL TI BE LIABLE FOR ANY SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL, OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF THESE TERMS ANDCONDITIONS OR THE USE OF THE EVMS PROVIDED HEREUNDER, REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. EXCLUDED DAMAGES INCLUDE, BUT ARE NOT LIMITED TO, COST OF REMOVAL OR REINSTALLATION, ANCILLARY COSTS TO THE PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES, RETESTING, OUTSIDE COMPUTER TIME, LABOR COSTS, LOSS OF GOODWILL, LOSS OF POFITS, LOSS OF SAVINGS, LOSS OF USE, LOSS OF DATA, OR BUSINESS INTERRUPTION. NO CLAIM, SUIT OR ACTION SHALL BE BROUGHT AGAINST TI MORE THAN ONE YEAR AFTER THE RELATED CAUSE OF ACTION HAS OCCURRED.
  - 8.2 Specific Limitations. IN NO EVENT SHALL TI'S AGGREGATE LIABILITY FROM ANY WARRANTY OR OTHER OBLIGATION ARISING OUT OF OR IN CONNECTION WITH THESE TERMS AND CONDITIONS, OR ANY USE OF ANY TI EVM PROVIDED HEREUNDER, EXCEED THE TOTAL AMOUNT PAID TO TI FOR THE PARTICULAR UNITS SOLD UNDER THESE TERMS AND CONDITIONS WITH RESPECT TO WHICH LOSSES OR DAMAGES ARE CLAIMED. THE EXISTENCE OF MORE THAN ONE CLAIM AGAINST THE PARTICULAR UNITS SOLD TO USER UNDER THESE TERMS AND CONDITIONS SHALL NOT ENLARGE OR EXTEND THIS LIMIT.
- 9. Return Policy. Except as otherwise provided, TI does not offer any refunds, returns, or exchanges. Furthermore, no return of EVM(s) will be accepted if the package has been opened and no return of the EVM(s) will be accepted if they are damaged or otherwise not in a resalable condition. If User feels it has been incorrectly charged for the EVM(s) it ordered or that delivery violates the applicable order, User should contact TI. All refunds will be made in full within thirty (30) working days from the return of the components(s), excluding any postage or packaging costs.
- 10. Governing Law: These terms and conditions shall be governed by and interpreted in accordance with the laws of the State of Texas, without reference to conflict-of-laws principles. User agrees that non-exclusive jurisdiction for any dispute arising out of or relating to these terms and conditions lies within courts located in the State of Texas and consents to venue in Dallas County, Texas. Notwithstanding the foregoing, any judgment may be enforced in any United States or foreign court, and TI may seek injunctive relief in any United States or foreign court.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications		
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive	
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications	
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers	
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps	
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy	
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial	
Interface	interface.ti.com	Medical	www.ti.com/medical	
Logic	logic.ti.com	Security	www.ti.com/security	
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense	
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video	
RFID	www.ti-rfid.com			
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com	
Wireless Connectivity	www.ti.com/wirelessconnectivity			

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2016, Texas Instruments Incorporated