								F	REVISI	ONS										
LTR						DESCF	RIPTIO	N					DA	TE (YF	R-MO-I	DA)		APPF	OVED	
А			CAGE		. Page	e 5: Ch	nanges	to elec	trical in	table I.	Edito	rial		88-0	3-28		ı	Michae	I A. Fry	е
В	vend	or CAC	GE 925	27. Ad	ld case	outline		device t		pe 02. 1 and 0			89-01-03			r	Michael A. Frye			
С	type	01. Ac		lor CAC	GE 755					9Z527 1SX. E			89-11-29				Michael A. Frye			
D			boilerp anges t				ements	as spe	ecified i	n MIL-F	IIL-PRF-38535. 06-07-11				Thomas M. Hess					
E	table	I. Upo	t condit date bo 3535. –	ilerplate	total su e paraç	upply cu graphs	urrent ( as spe	<sub>сст</sub> ) an cified ir	id add f n currer	footnote 5/ in nt requirements of 09-12-24						Thomas M. Hess				
REV																				
SHEET																				
REV																				
SHEET																				
REV STATUS	5			RE	V		E	E	E	E	E	E	E	E	E	E	E			
OF SHEETS				SHI	EET		1	2	3	4	5	6	7	8	9	10	11			
PMIC N/A STANDARD I DRA	MICRO		UIT		Ma ECKEI	) BY	Kellel			-	DI		DLUM	BUS,	OHIC	NTER D 432 <mark>cc.dl</mark> a	218-39		US	
THIS DF AVA FOR US DEPAF AND AGEN DEPARTMEN	ILABL SE BY RTMEN ICIES	E ALL NTS OF TH				G APP	A. Frye		Ē	OC THI	TAL REE-	NON STAT	NVE TE OI	RTIN JTPL	G D- JTS /	FAST TYPE AND CON	E FLII TTL C	P-FL(	-	
					87	-11-30	J					i			i					
AMS	SC N/A	A		REV	/ISION	N LEVI	EL E				ZE <b>A</b>		GE CC 6726			59	962-	876	28	
												1	;	SHEE	T 1	OF 1	1			

1. SCOPE

accordance with MIL-PRF-385 1.2 Part or Identifying Num 5962-87628 Drawing number 1.2.1 Device type(s). The o	escribes device requirements for N 535, appendix A. <u>ber (PIN)</u> . The complete PIN is as <u>01</u> <u>R</u> <u>0</u> Device type (see 1.2.1) device type(s) identify the circuit fu <u>Generic number</u>	s shown in the fol	lowing example:	
5962-87628 Drawing number	01     R       Device type     Case out       (see 1.2.1)     (see 1.2.2)	line Lead .2) (see	finish	
Drawing number 1.2.1 <u>Device type(s)</u> . The c	Device type Case out (see 1.2.1) (see 1.2.1) device type(s) identify the circuit fu	.2) (see	-	
1.2.1 <u>Device type(s)</u> . The c	(see 1.2.1) (see 1.2. device type(s) identify the circuit fu	.2) (see	-	
1.2.1 <u>Device type(s)</u> . The c	(see 1.2.1) (see 1.2. device type(s) identify the circuit fu	.2) (see	-	
		unction as follows	1.2.3)	
Dovice type	Generic number		:	
<u>Device type</u>			Circuit function	
01	54FCT374		on-inverting D-type flip-flop , TTL compatible inputs	with three-state
02	54FCT374A		on-inverting D-type flip-flop , TTL compatible inputs	with three-state
1.2.2 Case outline(s). The	case outline(s) are as designated	in MIL-STD-1835	5 and as follows:	
Outline letter	Descriptive designator	Terminals	Package style	
S (	GDIP1-T20 or CDIP2-T20 GDFP2-F20 or CDFP3-F20 CQCC1-N20	20 20 20	Dual-in-line Flat pack Square leadless chip c	arrier
<ul> <li>1.3 <u>Absolute maximum ratin</u> Supply voltage range ( DC input voltage range DC output voltage range DC output voltage range DC output diode current DC output diode current DC output diode current DC output current (lour Maximum power dissip Thermal resistance, ju Storage temperature ( Lead temperature ( Lead temperature (sole</li> <li>1.4 <u>Recommended operatin</u> Supply voltage range ( Maximum low level inp Minimum high level inp Case operating tempe Minimum setup time, D Minimum hold time, D</li> </ul>	$\begin{array}{c} V_{CC}) \\ \Rightarrow (V_{IN}) \\ ge (V_{OUT}) \\ \vdots (I_{IK}) \\ the formula \\ $		0.5 V dc to +6.0 V dc 0.5 V dc to $V_{CC}$ + 0.5 V d 0.5 V dc to $V_{CC}$ + 0.5 V d 20 mA 50 mA ±100 mA 500 mW See MIL-STD-1835 65°C to +150°C +175°C +300°C +4.5 V dc to +5.5 V dc 0.8 V 2.0 V 55°C to +125°C 2.5 ns 2.5 ns	c lc
<u>2</u> / Must withstand the add	ified, all voltages are referenced to ed P <sub>D</sub> due to short circuit test; e.g. IDARD	•		
MICROCIRC	JIT DRAWING	Α		5962-87628
	CENTER COLUMBUS HIO 43218-3990		REVISION LEVEL E	SHEET 2

## 2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

## DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits Manufacturing, General Specification for.

#### DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 -	Test Method Standard Microcircuits.
MIL-STD-1835 -	Interface Standard Electronic Component Case Outlines.

#### DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings. MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at https://assist.daps.dla.mil/quicksearch/ or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

## 3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item requirements shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein. Product built to this drawing that is produced by a Qualified Manufacturer Listing (QML) certified and qualified manufacturer or a manufacturer who has been granted transitional certification to MIL-PRF-38535 may be processed as QML product in accordance with the manufacturers approved program plan and qualifying activity approval in accordance with MIL-PRF-38535. This QML flow as documented in the Quality Management (QM) plan may make modifications to the requirements herein. These modifications shall not affect form, fit, or function of the device. These modifications shall not affect the PIN as described herein. A "Q" or "QML" certification mark in accordance with MIL-PRF-38535 is required to identify when the QML flow option is used.

3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535, appendix A and herein.

3.2.1 <u>Case outlines</u>. The case outlines shall be in accordance with 1.2.2 herein.

3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 1.

- 3.2.3 <u>Truth table</u>. The truth table shall be as specified on figure 2.
- 3.2.4 Logic diagram. The logic diagram shall be as specified on figure 3.
- 3.2.5 Switching waveforms and test circuit. The switching waveforms and test circuit shall be as specified on figure 4.

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-87628
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		E	3

3.3 <u>Electrical performance characteristics</u>. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full case operating temperature range.

3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.

3.5 <u>Marking</u>. Marking shall be in accordance with MIL-PRF-38535, appendix A. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device.

3.5.1 <u>Certification/compliance mark</u>. A compliance indicator "C" shall be marked on all non-JAN devices built in compliance to MIL-PRF-38535, appendix A. The compliance indicator "C" shall be replaced with a "Q" or "QML" certification mark in accordance with MIL-PRF-38535 to identify when the QML flow option is used.

3.6 <u>Certificate of compliance</u>. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-PRF-38535, appendix A and the requirements herein.

3.7 <u>Certificate of conformance</u>. A certificate of conformance as required in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

3.8 Notification of change. Notification of change to DSCC-VA shall be required for any change that affects this drawing.

3.9 <u>Verification and review</u>. DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87628
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL E	SHEET <b>4</b>

		TABLE I. <u>E</u>	lectrical performanc	e charact	teristics.				
Test	Symbol	-55°C ± V <sub>CC</sub> = 5	onditions ≤ T <sub>C</sub> ≤ +125°C 5.0 V dc ± 10%	V <sub>cc</sub>	Device type	Group A subgroups	Lir	nits	Unit
		unless oth	unless otherwise specified				Min	Max	
High level output voltage	V <sub>OH</sub>	$V_{IL} = 0.8 V$	I <sub>OH</sub> = -300 μA	4.5 V	All	1, 2, 3	4.3		V
		V <sub>IH</sub> = 2.0 V	I <sub>OH</sub> = -12 mA	-			2.4		
Low level output voltage	V <sub>OL</sub>	V <sub>IL</sub> = 0.8 V	I <sub>OL</sub> = +300 μA	4.5 V	All	1, 2, 3		0.2	V
		V <sub>IH</sub> = 2.0 V	I <sub>OL</sub> = +32 mA	1				0.5	
Input clamp voltage	V <sub>IK</sub>	I <sub>IN</sub> = -18 mA		4.5 V	All	1, 2, 3		-1.2	V
High level input current	Іін	V <sub>IN</sub> = 5.5 V		5.5 V	All	1, 2, 3		5.0	μΑ
Low level input current	IIL	V <sub>IN</sub> = GND		5.5 V	All	1, 2, 3		-5.0	μA
High impedance output	I <sub>оzн</sub>	V <sub>IN</sub> = 5.5 V		5.5 V	All	1, 2, 3		10.0	μΑ
current	I <sub>OZL</sub>	V <sub>IN</sub> = GND		5.5 V	All	1, 2, 3		-10.0	μA
Short circuit output current	l <sub>os</sub> <u>1</u> /	V <sub>OUT</sub> = GND	-	5.5 V	All	1, 2, 3	-60		mA
Quiescent power supply current (CMOS inputs)	Iccq	$\begin{array}{l} V_{IN} \ \leq 0.2 \ V \ c \\ f_i = 0 \ MHz \end{array}$	or $V_{IN} \ge 5.3 \text{ V}$	5.5 V	All	1, 2, 3		1.5	mA
Quiescent power supply current (TTL inputs)	∆l <sub>cc</sub> <u>2</u> /	V <sub>IN</sub> = 3.4 V	-	5.5 V	All	1, 2, 3		2.0	mA
Dynamic power supply current	ICCD	Outputs oper One bit toggl 50% duty cyc $V_{IN} \leq 0.2$ V or	ling, cle	5.5 V	All	<u>3</u> /		0.4	mA/ MHz
Total power supply current	I <sub>CC</sub> <u>4</u> / <u>5</u> /	$\label{eq:VIN} \begin{array}{l} V_{\text{IN}} \leq 0.2 \text{ V or} \\ f_{\text{CP}} = 10 \text{ MHz} \\ \text{Outputs oper} \\ \text{One bit toggl} \\ 50\% \text{ duty cycle} \end{array}$	<u>z</u> n, <del>OE</del> = GND ling at f <sub>i</sub> = 5 MHz	5.5 V	All	1, 2, 3		5.5	mA
		$V_{IN} = 3.4 \text{ V o}$ $f_{CP} = 10 \text{ MHz}$ Outputs oper Eight bits tog $f_i = 2.5 \text{ MHz}$ 50% duty cyc	z n, <del>OE</del> = GND ggling at	5.5 V	All	1, 2, 3		6.0	mA

See footnotes at end of table.

5

Test	Symbol	$\begin{array}{c} Conditions \\ -55^\circ C \leq T_C \leq +125^\circ C \\ V_{CC} = 5.0 \ V \ dc \pm 10\% \end{array}$	V <sub>CC</sub>	Device type	Group A subgroups	Lin	nits	Unit
		unless otherwise specified				Min	Max	
Input capacitance	C <sub>IN</sub>	See 4.3.1c		All	4		10	pF
Input capacitance	C <sub>OUT</sub>	See 4.3.1c		All	4		12	pF
Functional tests		See 4.3.1d	4.5 V	All	7, 8			
Propagation delay time, CP to Qn	t <sub>PHL</sub> , t <sub>PLH</sub>	C <sub>L</sub> = 50 pF R <sub>I</sub> = 500Ω	4.5 V	01	9, 10, 11	2.0	11.0	ns
	<u>6</u> /	See figure 4		02	9, 10, 11	2.0	7.2	
Propagation delay time, output enable,	t <sub>PZH</sub> , t <sub>PZL</sub>		4.5 V	01	9, 10, 11	1.5	14.0	ns
OE to Qn	<u>6</u> /			02	9, 10, 11	1.5	7.5	
Propagation delay time,	t <sub>PHZ</sub> ,	1	4.5 V	01	9, 10, 11	1.5	8.0	ns
output disable, OE to Qn	t <sub>PLZ</sub> <u>6</u> /			02	9, 10, 11	1.5	6.5	

1/ Not more than one output should be shorted at one time, and the duration of the short circuit condition should not exceed 1 second.

2/ For TTL driven inputs,  $V_{IN}$  = 3.4 V; all other inputs are equal to  $V_{CC}$  or GND.

3/ This parameter is not directly testable, but is derived for use in total power supply calculations.

- $\underline{4'} \quad I_{CC} = I_{CCQ} + (\Delta I_{CC} D_H N_T) + I_{CCD}(f_{CP}/2 + f_i N_i), \text{ where: } D_H = \text{duty cycle for TTL input high; } N_T = \text{number of TTL inputs at } D_H; \\ f_i = \text{input frequency in MHz; } N_i = \text{number of inputs at } f_i; \\ f_{CP} = \text{clock frequency in MHz}.$
- 5/ For total current supply (I<sub>CCT</sub>) test in an ATE environment, the effect of parasitic output capacitive loading from the test environment must be taken into account, as its effect is not intended to be included in the test results. The impact must be characterized and appropriate offset factors must be applied to the test result.

The minimum limits are guaranteed; if not tested, to the specified limits in table I <u>6</u>/

STANDARD MICROCIRCUIT DRAWING	SIZE <b>A</b>		5962-87628
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL E	SHEET 6

Device types	01 and 02
Case outlines	R, S, and 2
Terminal number	Terminal symbol
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20	$\begin{array}{c} \overline{OE} \\ Q_0 \\ D_0 \\ D_1 \\ Q_1 \\ Q_2 \\ D_2 \\ D_3 \\ Q_3 \\ GND \\ CP \\ Q_4 \\ D_4 \\ D_5 \\ Q_5 \\ Q_6 \\ D_6 \\ D_7 \\ Q_7 \\ V_{CC} \end{array}$

FIGURE 1. Terminal connections.

Function		Outputs		
High-Z	ŌĒ	СР	Dn	Qn
	Н	L	Х	Z
	Н	Н	Х	Z
	L	$\uparrow$	L	L
Load register	L	$\uparrow$	Н	Н
	Н	$\uparrow$	L	Z
	Н	$\uparrow$	Н	Z

L = Low voltage level

H = High voltage level


Z = High impedance


X = Don't care

 $\uparrow$  = Low-to-high transition of the clock

FIGURE 2. Truth table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87628
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		E	7





## NOTES:

Downloaded from Arrow.com.

- 1. When measuring  $t_{PLH}$ ,  $t_{PHL}$ ,  $t_{PZH}$ , and  $t_{PHZ}$ : S1 = Open. When measuring  $t_{PLZ}$  and  $t_{PZL}$ : S1 = Closed.
- 2.  $R_L = 500\Omega$  or equivalent.
- 3.  $R_T = 50\Omega$  or equivalent, terminal resistance which should be equal to  $Z_{OUT}$  of the pulse generator.
- 4.  $C_L = 50 \text{ pF}$  or equivalent (includes test jig and probe capacitance).
- 5. Diagram shown for input control enable-low and input control disable-high.
- 6. Pulse generator for all pulses:  $t_r \le 2.5$  ns;  $t_f \le 2.5$  ns.

FIGURE 4. Switching waveforms and test circuit - Continued.

Ŧ

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-87628
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		E	9

# 4. VERIFICATION

4.1 <u>Sampling and inspection</u>. Sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:

- a. Burn-in test, method 1015 of MIL-STD-883.
  - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
  - (2)  $T_A = +125^{\circ}C$ , minimum.
- b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.

MIL-STD-883 test requirements	Subgroups
	(in accordance with
	MIL-STD-883, method 5005, table I)
Interim electrical parameters (method 5004)	
Final electrical test parameters (method 5004)	1*, 2, 3, 7, 8, 9, 10, 11
Group A test requirements (method 5005)	1, 2, 3, 4, 7, 8, 9, 10, 11
Groups C and D end-point electrical parameters (method 5005)	1, 2, 3

#### TABLE II. Electrical test requirements.

\* PDA applies to subgroup 1.

4.3 <u>Quality conformance inspection</u>. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.

- 4.3.1 Group A inspection.
  - a. Tests shall be as specified in table II herein.
  - b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
  - c. Subgroup 4 (C<sub>IN</sub> and C<sub>OUT</sub> measurements) shall be measured only for the initial test and after process or design changes which may affect capacitance. Test all applicable pins on 5 devices with zero failures.
  - d. Subgroup 7 and 8 tests shall include verification of the truth table as specified on figure 2.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-87628
		REVISION LEVEL E	SHEET 10

4.3.2 Groups C and D inspections.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady-state life test conditions, method 1005 of MIL-STD-883.
  - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
  - (2)  $T_A = +125^{\circ}C$ , minimum.
  - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38535, appendix A.

6. NOTES

6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.2 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractorprepared specification or drawing.

6.3 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.

6.4 <u>Record of users</u>. Military and industrial users should inform Defense Supply Center Columbus (DSCC) when a system application requires configuration control and the applicable SMD. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.

6.5 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0547.

6.6 <u>Approved sources of supply</u>. Approved sources of supply are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE A		5962-87628
		REVISION LEVEL E	SHEET 11

# STANDARD MICROCIRCUIT DRAWING BULLETIN

#### DATE: 09-12-24

Approved sources of supply for SMD 5962-87628 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DSCC maintains an online database of all current sources of supply at http://www.dscc.dla.mil/Programs/Smcr/.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
5962-8762801RA	0C7V7	54FCT374DMQB IDT54FCT374DB
5962-8762801SA	0C7V7	54FCT374FMQB IDT54FCT374EB
5962-87628012A	0C7V7	54FCT374LMQB IDT54FCT374LB
5962-8762802RA	0C7V7	IDT54FCT374ADB
5962-8762802SA	0C7V7	IDT54FCT374AEB
5962-87628022A	0C7V7	IDT54FCT374ALB

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed, contact the vendor to determine its availability.
- <u>2</u>/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE <u>number</u>

Vendor name and address

0C7V7

QP Semiconductor 2945 Oakmead Village Court Santa Clara, CA 95051

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.