
								F	REVISI	ONS										
LTR					I	DESCF	RIPTIO	N					DA	ATE (Y	R-MO-I	DA)		APPF	ROVED	
A			device type 02. Add packages J and 3 for device type 02. orial changes throughout.									93	8-02-16	6		Мо	nica L.	Poelk	king	
В	Upda	ate to	curren	it requ	requirements. Editorial changes throughout gap							ap	06	6-01-0	5		Ray	ymond	Monn	iin
CURRENT O					een rep	placed.														
REV	, page (1145 5																
SHEET																				
REV	В																			
SHEET	15															_	_	_		
REV STATUS OF SHEETS				REV			B 1	B	B	В 4	B	B	B	B	B	B	B	B	B	B
PMIC N/A				C	PARE David V	W. Que	<u> </u>	2	3	4 5 6 7 8 9 10 11 12 13 14 DEFENSE SUPPLY CENTER COLUMBUS						14				
MICRO	NDAF DCIRC AWIN	CUIT			ECKED D. A. D		0			COLUMBUS, OHIO 43218-3990 http://www.dscc.dla.mil										
THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS					PROV Ielson					MICROCIRCUIT, DIGITAL,ADVANCED, SCHOTTKY TTL, ARITHMETIC LOGIC UNIT,										
AND AGE				DRA	AWING		ROVA 0-06	L DAT	E	MO	NOL	ITHIC	C SIL	ICON	I					
AM	ISC N/A			REVISION LEVEL B					ZE A		GE CC 1493:			ļ	5962·	-8671	0			
							SHE	ET		1	I OF	15								
DSCC FORM APR 97	2233																5	962-E0	84-06	

1. SCOPE

1.1 <u>Scope</u>. This drawing describes device requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A.

1.2 Part or Identifying Number (PIN). The complete PIN is as shown in the following example:



2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 -	Test Method Standard Microcircuits.
MIL-STD-1835 -	Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 -	List of Standard Microcircuit Drawings.
MIL-HDBK-780 -	Standard Microcircuit Drawings.

(Copies of these documents are available online at <u>http://assist.daps.dla.mil;quicksearch/</u> or <u>www.dodssp.daps.mil</u> or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item requirements shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein. Product built to this drawing that is produced by a Qualified Manufacturer Listing (QML) certified and qualified manufacturer or a manufacturer who has been granted transitional certification to MIL-PRF-38535 may be processed as QML product in accordance with the manufacturers approved program plan and qualifying activity approval in accordance with MIL-PRF-38535. This QML flow as documented in the Quality Management (QM) plan may make modifications to the requirements herein. These modifications shall not affect form, fit, or function of the device. These modifications shall not affect the PIN as described herein. A "Q" or "QML" certification mark in accordance with MIL-PRF-38535 is required to identify when the QML flow option is used.

3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535, appendix A and herein.

3.2.1 Case outline(s). The case outline(s) shall be in accordance with 1.2.2 herein.

3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 1.

3.2.3 <u>Truth tables</u>. The truth tables shall be as specified on figure 2.

3.2.4 Logic diagrams. The logic diagrams shall be as specified on figure 3.

3.3 <u>Electrical performance characteristics</u>. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full case operating temperature range.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-86710
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		B	3

DSCC FORM 2234 APR 97 3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.

3.5 <u>Marking</u>. Marking shall be in accordance with MIL-PRF-38535, appendix A. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device.

3.5.1 <u>Certification/compliance mark</u>. A compliance indicator "C" shall be marked on all non-JAN devices built in compliance to MIL-PRF-38535, appendix A. The compliance indicator "C" shall be replaced with a "Q" or "QML" certification mark in accordance with MIL-PRF-38535 to identify when the QML flow option is used.

3.6 <u>Certificate of compliance</u>. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-PRF-38535, appendix A and the requirements herein.

3.7 <u>Certificate of conformance</u>. A certificate of conformance as required in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

3.8 Notification of change. Notification of change to DSCC-VA shall be required for any change that affects this drawing.

3.9 <u>Verification and review</u>. DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

4. VERIFICATION

4.1 <u>Sampling and inspection</u>. Sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:

- a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
 - (2) $T_A = +125^{\circ}C$, minimum.
- b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-86710
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 4

DSCC FORM 2234 APR 97

Test	Symbol	Cond	litions	Group A	Device	Lir	nits	Unit
		$-55^{\circ}C \le T_{C}$	subgroups	type				
		unless otherw	vise specified			Min	Max	
High level output voltage V _{OH} V		$V_{CC} = 4.5 V,$		1,2,3	All	2.5		V
		I _{OH} = -1.0 mA,						
		V _{IN} = 0.8 V or 2.	0 V					
Low level output voltage	V _{OL}	$V_{CC} = 4.5 V,$		1,2,3	All		0.5	V
		I _{OL} = 20 mA,						
		V _{IN} = 0.8 V or 2.	0 V					
Input clamp voltage	V _{IC}	$V_{CC} = 4.5 V,$		1	All		-1.2	V
		I _{IN} = -18 mA,						
		T _C = +25°C						
High level input current	I _{IH1}	$V_{CC} = 5.5 V,$	1,2,3	All		20	μA	
		V _{IN} = 2.7 V						
	I _{IH2}	$V_{CC} = 5.5 V,$		1,2,3	All		100	μA
		V _{IN} = 7.0 V	- 1					
Low level input current	IIL	$V_{CC} = 5.5 V,$	S ₀ -S ₂ inputs	1,2,3	01		-0.6	mA
		$V_{IN} = 0.5 V$	Other inputs				-2.4	
			M input	1,2,3	02		-0.6	
			An, Bn inputs				-1.8	
			Sn inputs				-2.4	
	_		Cn inputs				-3.0	
Short circuit output	I _{OS}	$V_{CC} = 5.5 V,$		1,2,3	All	-60	-150	mA
current		$V_{OUT} = 0.0 V 1/$						
Supply current	I _{CC}	$V_{CC} = 5.5 V,$		1,2,3	01		89	mA
		$S_0-S_3 = GND,$						
		Other inputs hig	h		02		65	
Functional tests		See 4.3.1c		7	All			
Propagation delay time,	t _{PLH1}	V _{CC} = 5.0 V,		9	01		12	ns
Cn to F ₁		$R_L = 500\Omega$,		10, 11			15	
	t _{PHL1}	$C_L = 50 \text{ pF mini}$	mum,	9	01		8	ns
		See figure 4.		10, 11			12	
Propagation delay time,	t _{PLH2}			9	02	3.0	8.5	ns
Cn to Fn]		10, 11		2.5	16.0	
	t _{PHL2}			9	02	3.0	8.5	ns
				10, 11		2.5	12.0	

See footnotes at end of table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-86710
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		B	5

Test	Symbol	Conditions	Group A	Device	Lir	nits	Unit
		$-55^{\circ}C \leq T_{C} \leq +125^{\circ}C$	subgroups	type			
		unless otherwise specified			Min	Max	
Propagation delay time,	t _{PLH3}	$V_{CC} = 5.0 V$	9	01		15	ns
any A or B to any F		$R_L = 500\Omega$	10, 11			19	
	t _{PHL3}	$C_L = 50 \text{ pF} \text{ minimum}$	9	01		13	ns
		See figure 4.	10, 11			16	
Propagation delay time,	t _{PLH4}		9	02	4.0	10.5	ns
any \overline{A} or \overline{B} to any \overline{F}			10, 11		3.5	16.5	
(mode = sum)	t _{PHL4}		9	02	4.0	10.0	ns
			10, 11		4.0	13.5	
Propagation delay time,	t _{PLH5}		9	02	4.0	12.0	ns
any \overline{A} or \overline{B} to any \overline{F}			10, 11		3.5	17.5	
(mode = dif)	t _{PHL5}		9	02	3.0	12.0	ns
			10, 11		3.0	14.0	
Propagation delay time,	t _{PLH6}		9	01		20	ns
S ₁ to F ₁			10, 11			24	
	t _{PHL6}		9	01		14	ns
			10, 11			17	
Propagation delay time,	t _{PLH7}		9	01		12	ns
A_1 or B_1 to \overline{G}			10, 11			14	
	t _{PHL7}		9	01		10	ns
			10, 11			14	
Propagation delay time,	t _{PLH8}		9	02	2.5	7.5	ns
\overline{A} or \overline{B} to \overline{G}			10, 11		2.5	9.0	
(mode = sum)	t _{PHL8}		9	02	2.5	7.5	ns
			10, 11		2.5	9.5	
Propagation delay time,	t _{PLH9}		9	02	3.0	9.0	ns
\overline{A} or \overline{B} to \overline{G}			10, 11		2.5	11.5	
(mode = dif)	t _{PHL9}		9	02	2.5	9.5	ns
			10, 11		2.5	11.0	
Propagation delay time,	t _{PLH10}		9	01		11	ns
A_1 or B_1 to \overline{P}			10, 11			15	
	t _{PHL10}		9	01		10	ns
			10, 11			13	
Propagation delay time,	t _{PLH11}		9	02	2.5	7.0	ns
A or B to P			10, 11		2.5	8.5	
(mode = sum)	t _{PHL11}		9	02	3.0	7.5	ns
			10, 11		3.0	9.5	

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-86710
DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990		REVISION LEVEL B	SHEET 6

Test	Symbol	Conditions	Group A	Device	Lir	nits	Unit
		$\text{-55°C} \leq \text{T}_{\text{C}} \leq \text{+125°C}$	subgroups	type			
		unless otherwise specified			Min	Max	
Propagation delay time,	t _{PLH12}	$V_{CC} = 5.0 V$	9	02	2.5	8.0	ns
\overline{A} or \overline{B} to \overline{P}		$R_L = 500\Omega$	10, 11		2.5	11.0	
(mode = dif)	t _{PHL12}	$C_L = 50 \text{ pF} \text{ minimum}$	9	02	3.0	8.5	ns
		See figure 4.	10, 11		3.0	11.0	
Propagation delay time,	t _{PLH13}		9	01		14	ns
S_1 to \overline{G} or \overline{P}			10, 11			19	
	t _{PHL13}		9	01		14	ns
			10, 11			19	
Propagation delay time,	t _{PLH14}		9	02	11	27	ns
\overline{A} or \overline{B} to $A = B$			10, 11		8	35	
(mode = dif)	t _{PHL14}		9	02	5.5	13.5	ns
			10, 11		5.5	21.0	
Propagation delay time,	t _{PLH15}		9	02	3.0	9.0	ns
Ai or Bi to Fi			10, 11		3.0	14.5	
(mode = sum)	t _{PHL15}		9	02	3.0	10.0	ns
(-FILIS		10, 11		3.0	14.5	
Propagation delay time,	t _{PLH16}		9	02	3.0	11.0	ns
Ai or Bi to Fi	-FLHIO		10, 11		3.0	17.5	
	4			02			
(mode = dif)	t _{PHL16}		9	02	3.0 3.0	11.0	ns
Propagation delay time,	+		<u>10, 11</u> 9	02	5.0	<u>14.5</u> 13.0	
\overline{A} or \overline{B} to Cn+4	t _{PLH17}			02	5.0	15.5	ns
	4		10, 11	02			
(mode = sum)	t _{PHL17}		9 10, 11	02	3.5 3.5	12.0 16.5	ns
Propagation delay time,	+		9	02		14.0	
\overline{A} or \overline{B} to Cn+4	t _{PLH18}			02	5.0		ns
	4		10, 11	00	5.0	17.0	
(mode = dif)	t _{PHL18}		9	02	5.0	13.0	ns
Drongation dolog time	4		10, 11	02	4.0	15.0	
Propagation delay time,	t _{PLH19}		9	02	3.0	8.5	ns
Cn to Cn+4	4		10, 11	00	3.0	10.0	
	t _{PHL19}		9	02	3.0	8.0	ns
Drene netion de les stieres			10, 11	00	3.0	9.5	
Propagation delay time, \overline{A} as \overline{B} to \overline{E}	t _{PLH20}		9	02	3.5	9.5	ns
\overline{A} or \overline{B} to \overline{F}			10, 11		3.5	14.5	
(mode = logic)	t _{PHL20}		9 10, 11	02	3.0 3.0	10.0 15.5	ns

1/ Not more than one output should be shorted at one time, and the duration of the short circuit condition should not exceed 1 second.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-86710
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		B	7

Downloaded from Arrow.com.

Device type	01	02	02
Case outline	R, S, 2	J	3
Terminal number	Т	erminal symbo	ol
1	A ₁	=	NC
2		<u>B</u> ₀	
	B ₁	Ā o	Bo
3	A ₀	S ₃	Ā o
4	B ₀	S ₂	S ₃
5	S ₀	S ₁	S ₂
6	S ₁	S ₀	S ₁
7	S ₂	Cn	S ₀
8	F ₀	М	NC
9	F ₁	Ē₀	Cn
10	GND	Ē 1	М
11	F ₂	Ē 2	Ē٥
12	F ₃	GND	F 1
13	G	Ēз	Ē 2
14	Ē	A = B	GND
15	Cn	P	NC
16	B ₃	Cn+4	Ē3
17	A ₃	G	A = B
18	B ₂	Бз	P
19	A ₂	Āз	Cn+4
20	V _{CC}	B ₂	G
21		Ā 2	Вз
22		B ₁	NC
23		$\frac{1}{A}$ 1	Ā 3
24		V _{CC}	B ₂
25			Ā 2
26			B ₁
27			Ā 1
28			V _{CC}

NC = No connection

FIGURE 1. Terminal connections.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-86710
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		B	8

Device type 01												
	Inputs						Outputs					
Function	S ₀	S ₁	S ₂	Cn	An	Bn	F_0	F ₁	F_2	F ₃	IJ	P
Clear	0	0	0	Х	Х	Х	0	0	0	0	0	0
B minus A	1	0	0	0 0 1 1 1	0 0 1 0 0 1	0 1 0 1 0 1 0	1 0 1 0 1 0	1 0 1 0 1 0 0	1 0 1 0 1 0	1 0 1 0 1 0 0	1 0 1 1 0 1	0 0 1 0 0 1 0
A minus B	0	1	0	0 0 1 1 1	0 0 1 0 0 1 1	0 1 0 1 0 1 0	1 0 1 0 1 0	1 0 1 0 0 1 0	1 0 1 0 0 1 0	1 0 1 0 0 1 0	1 0 1 1 0 1	0 1 0 0 1 0 0
A plus B	1	1	0	0 0 0 1 1 1	0 0 1 1 0 1 1	0 1 0 1 0 1 0	0 1 1 0 1 0 1	0 1 1 0 0 0	0 1 1 0 0 0	0 1 1 0 0 0 1	1 1 0 1 1 0	1 0 0 1 0 0 0
A ⊕ B	0	0	1	X X X X	0 0 1 1	0 1 0 1	0 1 1 0	0 1 1 0	0 1 1 0	0 1 1 0	1 1 1 0	1 1 0 0
A + B	1	0	1	X X X X	0 0 1 1	0 1 0 1	0 1 1 1	0 1 1 1	0 1 1 1	0 1 1 1	1 1 1 1	1 1 1 0
AB	0	1	1	X X X X	0 0 1 1	0 1 0 1	0 0 0 1	0 0 0 1	0 0 0 1	0 0 0 1	0 1 0 1	0 1 0 0
Preset	1	1	1	X X X X	0 0 1 1	0 1 0 1	1 1 1	1 1 1 1	1 1 1	1 1 1	1 1 1	1 1 1 0
1 = High voltage level 0 = Low voltage level X = Immaterial FIGURE 2. <u>Truth tables</u> .												

STANDARD
MICROCIRCUIT DRAWING
DEFENSE SUPPLY CENTER COLUMBUS
COLUMBUS, OHIO 43218-3990SIZE
A5962-86710REVISION LEVEL
BSHEET
9

			Active low data and Fn outputs				
Selection				Logic function	Arithmetic operations (M = H)		
00	00	04	00	(M = H)			
S3	S2	S1	S0	(Cn = inactive (no carry)	Cn = active (carry)	
L	L	L	L	$F = \overline{A}$	F = A MINUS 1	F = A	
L	L	L	Н	$F = \overline{AB}$	F = AB MINUS 1	F = AB	
L	L	Н	L	$F = \overline{A} + B$	$F = A\overline{B}$ MINUS 1	$F = A\overline{B}$	
L	L	Н	Н	F = 1	F = MINUS 1 (2's COMP)	F = ZERO	
L	Н	L	L	$F = \overline{A + B}$	$F = A PLUS (\overline{A+B})$	$F = A PLUS (A + \overline{B}) PLUS 1$	
L	Н	L	Н	$F = \overline{B}$	$F = AB PLUS (A + \overline{B})$	$F = AB PLUS (A + \overline{B}) PLUS 1$	
L	Н	Н	L	$F = \overline{A \oplus B}$	F = A MINUS B MINUS 1	F = A MINUS B	
L	Н	Н	Н	$F = A + \overline{B}$	$F = A + \overline{B}$	$F = (A + \overline{B}) PLUS 1$	
Н	L	L	L	F = AB	F = A PLUS(A + B)	F = A PLUS(A + B) PLUS 1	
Н	L	L	Н	$F = A \oplus B$	F = A PLUS B	F = A PLUS B PLUS 1	
Н	L	Н	L	F = B	F = AB PLUS (A + B)	F = AB PLUS (A + B) PLUS 1	
Н	L	Н	Н	F = A + B	F = (A + B)	F = (A + B) PLUS 1	
Н	Н	L	L	F = 0	F = A PLUS A	F = A PLUS A PLUS 1	
Н	Н	L	Н	$F = A\overline{B}$	F = AB PLUS A	F = AB PLUS A PLUS 1	
Н	Н	Н	L	F = AB	F = AB PLUS A	F = AB PLUS A PLUS 1	
Н	Н	Н	Н	F = A	F = A	F = A PLUS 1	


				Active high data and Fn outputs				
	Se	lection		Logic function	Arithmetic operations $(M = H)$			
S3	S2	S1	S0	(M = H)	Cn = inactive (no carry)	Cn = active (carry)		
L	L	L	L	$F = \overline{A}$	F = A	F = A PLUS 1		
L	L	L	Н	$F = \overline{A+B}$	F = A + B	F = (A + B) PLUS 1		
L	L	Н	L	F = AB	$F = A + \overline{B}$	$F = (A + \overline{B}) PLUS 1$		
L	L	Н	Н	F = 0	F = MINUS 1 (2's COMP)	F = ZERO		
L	Н	L	L	$F = \overline{AB}$	F = A PLUS AB	$F = A PLUS A\overline{B} PLUS 1$		
L	Н	L	Н	$F = \overline{B}$	$F = (A + B) PLUS \overline{AB}$	$F = (A + B) PLUS \overline{AB} PLUS 1$		
L	Н	Н	L	$F = A \oplus B$	F = A MINUS B MINUS 1	F = A MINUS B		
L	Н	Н	Н	$F = A\overline{B}$	F = AB MINUS 1	$F = A\overline{B}$		
Н	L	L	L	$F = \overline{A} + B$	F = A PLUS AB	F = A PLUS AB PLUS 1		
Н	L	L	Н	$F = \overline{A \oplus B}$	F = A PLUS B	F = A PLUS B PLUS 1		
Н	L	Н	L	F = B	$F = (A + \overline{B}) PLUS AB$	$F = (A + \overline{B}) PLUS AB PLUS 1$		
Н	L	Н	Н	F = AB	F = AB MINUS 1	F = AB		
Н	Н	L	L	F = 1	F = A PLUS A	F = A PLUS A PLUS 1		
Н	Н	L	Н	$F = A + \overline{B}$	F = (A + B) PLUS A	F = (A + B) PLUS A PLUS 1		
Н	Н	Н	L	F = A + B	$F = (A + \overline{B}) PLUS A$	$F = (A + \overline{B}) PLUS A PLUS 1$		
Н	Н	Н	Н	F = A	F = A MINUS 1	F = A		

H = High voltage level L = Low voltage level


FIGURE 2. <u>Truth tables</u> - Continued.


STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-86710
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		B	10

Downloaded from Arrow.com.



DSCC FORM 2234 APR 97





MIL-STD-883 test requirements	Subgroups
	(in accordance with
	MIL-STD-883, method 5005,
	table I)
Interim electrical parameters	
(method 5004)	
Final electrical test parameters	1*, 2, 3, 9
(method 5004)	
Group A test requirements	1, 2, 3, 7, 9,
(method 5005)	10, 11**
Groups C and D end-point	1, 2, 3
electrical parameters	
(method 5005)	

TABLE II. Electrical test requirements.

* PDA applies to subgroup 1.

** Subgroups 10 and 11, if not tested, shall be guaranteed to the specified limits in table I.

4.3 <u>Quality conformance inspection</u>. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.

- 4.3.1 Group A inspection.
 - a. Tests shall be as specified in table II herein.
 - b. Subgroups 4, 5, 6, and 8 in table I, method 5005 of MIL-STD-883 shall be omitted.
 - c. Subgroups 7 shall include verification of the truth table.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-86710
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		B	14

4.3.2 Groups C and D inspections.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady-state life test conditions, method 1005 of MIL-STD-883.
 - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
 - (2) $T_A = +125^{\circ}C$, minimum.
 - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38535, appendix A.

6. NOTES

6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.2 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractorprepared specification or drawing.

6.3 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.

6.4 <u>Record of users</u>. Military and industrial users shall inform Defense Supply Center Columbus (DSCC) when a system application requires configuration control and the applicable SMD. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.

6.5 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43218-3990, or telephone (614) 692-0547.

6.6 <u>Approved sources of supply</u>. Approved sources of supply are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-86710
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43218-3990		B	15

STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 06-01-05

Approved sources of supply for SMD 5962-86710 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /	Reference military specification PIN
5962-8671001RA	<u>3</u> /	54F381/BRAJC	M38510/33803BRA
5962-8671001SA	<u>3</u> /	54F381/BSAJC	M38510/33803BSA
5962-86710012A	<u>3</u> /	54F381/B2AJC	M38510/33803B2A
5962-8671002JA	27014	54F181DMQB	
	0C7V7	54F181DMQB	
5962-86710023A	27014	54F181LMQB	
	0C7V7	54F181LMQB	

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the vendor to determine its availability.
- <u>2</u>/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
- $\underline{3}$ / Not available from an approved source of supply.

Vendor CAGE number Vendor name and address

27014

0C7V7

2900 Semiconductor Dr PO Box 58090 Santa Clara, CA 95052-8090

National Semiconductor

QP Semiconductor 2945 Oakmead Village Court Santa Clara, CA 95051

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.