




18-STAGE STATIC SHIFT REGISTER

- PERMANENT REGISTER STORAGE WITH CLOCK LINE "HIGH" OR "LOW" ... NO INFORMATION RECIRCULATION REQUIRED
- FULLY STATIC OPERATION
- SHIFTING RATES UP TO 12MHz at 10V (Typ.)
- STANDARDIZED SYMMETRICAL OUTPUT CHARACTERISTICS
- QUIESCENT CURRENT SPECIFIED UP TO 20V
- 5V, 10V AND 15V PARAMETRIC RATINGS
- INPUT LEAKAGE CURRENT
 $I_l = 100\text{nA}$ (MAX) AT $V_{DD} = 18\text{V}$ $T_A = 25^\circ\text{C}$
- 100% TESTED FOR QUIESCENT CURRENT
- MEETS ALL REQUIREMENTS OF JEDEC JESD13B "STANDARD SPECIFICATIONS FOR DESCRIPTION OF B SERIES CMOS DEVICES"

DESCRIPTION

The HCF4006B is a monolithic integrated circuit fabricated in Metal Oxide Semiconductor technology available in DIP and SOP packages. The HCF4006B is comprised of 4 separate "shift register" sections; two sections of four stages and two sections of five stages with an output tap at the fourth stage. Each section has an independent "single rail" data path. A common clock signal is




ORDER CODES


| PACKAGE | TUBE | T & R |
|---------|------------|---------------|
| DIP | HCF4006BEY | |
| SOP | HCF4006BM1 | HCF4006M013TR |

used for all stages. Data is shifted to the next stage on negative going transitions of the clock. Through appropriate connections of inputs and outputs, multiple register sections of 4, 5, 8 and 9 stages or single register sections of 10, 12, 13, 14, 16, 17 and 18 can be implemented using one HCF4006B package. Longer shift register sections can be assembled by using more than one HCF4006B. To facilitate cascading stages when clock rise and fall times are slow, an optional output (D1+4') that is delayed one-half clock-cycle, is provided (see truth table for output from pin 2)


PIN CONNECTION



INPUT EQUIVALENT CIRCUIT



FUNCTIONAL DIAGRAM



PIN DESCRIPTION

| PIN No | SYMBOL | NAME AND FUNCTION |
|---------------|-----------------|-------------------------------|
| 1, 4, 5, 6 | D1 to D4 | Data inputs |
| 2 | D1+4' | Delayed Optional Output |
| 13, 11, 10, 8 | Dn + 4 | 4 stage shift register Output |
| 12, 9 | Dn + 5 | 5 stage shift register Output |
| 3 | CLOCK | Clock Input |
| 7 | V _{SS} | Negative Supply Voltage |
| 14 | V _{DD} | Positive Supply Voltage |

TRUTH TABLE FOR SHIFT REGISTER STAGE


| D | CLOCK* | D + 1 |
|---|--------|-----------|
| L | | L |
| H | | H |
| X | | NO CHANGE |

TRUTH TABLE FOR OUTPUT FROM PIN 2

| D1 + 4 | CLOCK* | D1 + 4' |
|--------|--------|-----------|
| L | | L |
| H | | H |
| X | | NO CHANGE |

*: Level Change
X: Don't Care

LOGIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
|-----------|---|------------------------|------|
| V_{DD} | Supply Voltage | -0.5 to +22 | V |
| V_I | DC Input Voltage | -0.5 to $V_{DD} + 0.5$ | V |
| I_I | DC Input Current | ± 10 | mA |
| P_D | Power Dissipation per Package | 200 | mW |
| | Power Dissipation per Output Transistor | 100 | mW |
| T_{op} | Operating Temperature | -55 to +125 | °C |
| T_{stg} | Storage Temperature | -65 to +150 | °C |

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied.

All voltage values are referred to V_{SS} pin voltage.

RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Value | Unit |
|----------|-----------------------|---------------|------|
| V_{DD} | Supply Voltage | 3 to 20 | V |
| V_I | Input Voltage | 0 to V_{DD} | V |
| T_{op} | Operating Temperature | -55 to 125 | °C |

DC SPECIFICATIONS


| Symbol | Parameter | Test Condition | | | | Value | | | | | | Unit | |
|-----------------|---------------------------|-----------------------|-----------------------|---------------------------|------------------------|-----------------------|-------------------|------|-------------|------|--------------|------|------|
| | | V _I (V) | V _O (V) | I _{OL} (μA) | V _{DD} (V) | T _A = 25°C | | | -40 to 85°C | | -55 to 125°C | | |
| | | | | | | Min. | Typ. | Max. | Min. | Max. | Min. | | Max. |
| I _L | Quiescent Current | 0/5 | | | 5 | | 0.04 | 5 | | 150 | | 150 | μA |
| | | 0/10 | | | 10 | | 0.04 | 10 | | 300 | | 300 | |
| | | 0/15 | | | 15 | | 0.04 | 20 | | 600 | | 600 | |
| | | 0/20 | | | 20 | | 0.08 | 100 | | 3000 | | 3000 | |
| V _{OH} | High Level Output Voltage | 0/5 | | <1 | 5 | 4.95 | | | 4.95 | | 4.95 | | V |
| | | 0/10 | | <1 | 10 | 9.95 | | | 9.95 | | 9.95 | | |
| | | 0/15 | | <1 | 15 | 14.95 | | | 14.95 | | 14.95 | | |
| V _{OL} | Low Level Output Voltage | 5/0 | | <1 | 5 | | 0.05 | | | 0.05 | | 0.05 | V |
| | | 10/0 | | <1 | 10 | | 0.05 | | | 0.05 | | 0.05 | |
| | | 15/0 | | <1 | 15 | | 0.05 | | | 0.05 | | 0.05 | |
| V _{IH} | High Level Input Voltage | | 0.5/4.5 | <1 | 5 | 3.5 | | | 3.5 | | 3.5 | | V |
| | | | 1/9 | <1 | 10 | 7 | | | 7 | | 7 | | |
| | | | 1.5/13.5 | <1 | 15 | 11 | | | 11 | | 11 | | |
| V _{IL} | Low Level Input Voltage | | 4.5/0.5 | <1 | 5 | | | 1.5 | | 1.5 | | 1.5 | V |
| | | | 9/1 | <1 | 10 | | | 3 | | 3 | | 3 | |
| | | | 13.5/1.5 | <1 | 15 | | | 4 | | 4 | | 4 | |
| I _{OH} | Output Drive Current | 0/5 | 2.5 | <1 | 5 | 1.36 | -3.2 | | -1.1 | | -1.1 | | mA |
| | | 0/5 | 4.6 | <1 | 5 | -0.44 | -1 | | -0.36 | | -0.36 | | |
| | | 0/10 | 9.5 | <1 | 10 | -1.1 | -2.6 | | -0.9 | | -0.9 | | |
| | | 0/15 | 13.5 | <1 | 15 | -3.0 | -6.8 | | -2.4 | | -2.4 | | |
| I _{OL} | Output Sink Current | 0/5 | 0.5 | <1 | 5 | 0.44 | 1 | | 0.36 | | 0.36 | | mA |
| | | 0/10 | 0.5 | <1 | 10 | 1.1 | 2.6 | | 0.9 | | 0.9 | | |
| | | 0/15 | 1.5 | <1 | 15 | 3.0 | 6.8 | | 2.4 | | 2.4 | | |
| I _I | Input Leakage Current | 0/18 | Any Input | | 18 | | ±10 ⁻⁵ | ±0.1 | | ±1 | | ±1 | μA |
| C _I | Input Capacitance | | Any Input | | | | 5 | 7.5 | | | | | pF |

The Noise Margin for both "1" and "0" level is: 1V min. with V_{DD}=5V, 2V min. with V_{DD}=10V, 2.5V min. with V_{DD}=15V

DYNAMIC ELECTRICAL CHARACTERISTICS ($T_{amb} = 25^{\circ}\text{C}$, $C_L = 50\text{pF}$, $R_L = 200\text{K}\Omega$, $t_r = t_f = 20\text{ ns}$)

| Symbol | Parameter | Test Condition | | Value (*) | | | Unit |
|---------------------|--------------------------------|----------------|--|-----------|------|------|---------------|
| | | V_{DD} (V) | | Min. | Typ. | Max. | |
| t_{PLH} t_{PHL} | Propagation Delay Time | 5 | | | 200 | | ns |
| | | 10 | | | 100 | | |
| | | 15 | | | 80 | | |
| t_{TLH} t_{THL} | Output Transition Time | 5 | | | 100 | | ns |
| | | 10 | | | 50 | | |
| | | 15 | | | 40 | | |
| t_W | Clock Pulse Width | 5 | | | 100 | | ns |
| | | 10 | | | 45 | | |
| | | 15 | | | 30 | | |
| t_r , t_f | Clock Input Rise or Fall Time* | 5 | | | 15 | | μs |
| | | 10 | | | 5 | | |
| | | 15 | | | 15 | | |
| t_{setup} | Data Setup Time | 5 | | | 50 | | ns |
| | | 10 | | | 25 | | |
| | | 15 | | | 20 | | |
| f_{MAX} | Maximum Clock Input Frequency | 5 | | | 5 | | MHz |
| | | 10 | | | 12 | | |
| | | 15 | | | 16 | | |


(*) Typical temperature coefficient for all V_{DD} value is 0.3 %/°C.

TEST CIRCUIT

$C_L = 50\text{pF}$ or equivalent (includes jig and probe capacitance)
 $R_L = 200\text{K}\Omega$
 $R_T = Z_{OUT}$ of pulse generator (typically 50Ω)

Plastic DIP-14 MECHANICAL DATA


| DIM. | mm. | | | inch | | |
|------|------|-------|------|-------|-------|-------|
| | MIN. | TYP | MAX. | MIN. | TYP. | MAX. |
| a1 | 0.51 | | | 0.020 | | |
| B | 1.39 | | 1.65 | 0.055 | | 0.065 |
| b | | 0.5 | | | 0.020 | |
| b1 | | 0.25 | | | 0.010 | |
| D | | | 20 | | | 0.787 |
| E | | 8.5 | | | 0.333 | |
| e | | 2.54 | | | 0.100 | |
| e3 | | 15.24 | | | 0.600 | |
| F | | | 7.1 | | | 0.280 |
| I | | | 5.1 | | | 0.201 |
| L | | 3.3 | | | 0.130 | |
| Z | 1.27 | | 2.54 | 0.050 | | 0.100 |



P001A

SO-14 MECHANICAL DATA

| DIM. | mm. | | | inch | | |
|------|------------|------|------|-------|-------|-------|
| | MIN. | TYP. | MAX. | MIN. | TYP. | MAX. |
| A | | | 1.75 | | | 0.068 |
| a1 | 0.1 | | 0.2 | 0.003 | | 0.007 |
| a2 | | | 1.65 | | | 0.064 |
| b | 0.35 | | 0.46 | 0.013 | | 0.018 |
| b1 | 0.19 | | 0.25 | 0.007 | | 0.010 |
| C | | 0.5 | | | 0.019 | |
| c1 | 45° (typ.) | | | | | |
| D | 8.55 | | 8.75 | 0.336 | | 0.344 |
| E | 5.8 | | 6.2 | 0.228 | | 0.244 |
| e | | 1.27 | | | 0.050 | |
| e3 | | 7.62 | | | 0.300 | |
| F | 3.8 | | 4.0 | 0.149 | | 0.157 |
| G | 4.6 | | 5.3 | 0.181 | | 0.208 |
| L | 0.5 | | 1.27 | 0.019 | | 0.050 |
| M | | | 0.68 | | | 0.026 |
| S | 8° (max.) | | | | | |



PO13G

Obsolete Product(s) - Obsolete Product(s)
Obsolete Product(s) - Obsolete Product(s)

Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

© The ST logo is a registered trademark of STMicroelectronics

© 2001 STMicroelectronics - Printed in Italy - All Rights Reserved
STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco
Singapore - Spain - Sweden - Switzerland - United Kingdom

© <http://www.st.com>

