

REVISIONS

LTR	DESCRIPTION	DATE (YR-MO-DA)	APPROVED
A	Change drawing CAGE code to 67268. Add case outline. Device type 02JX no longer available from an approved source. Technical and editorial changes throughout.	91-11-01	M. A. Frye
B	Changes in accordance with NOR 5962-R101-93.	93-03-23	Monica L. Poelking
C	Changes in accordance with NOR 5962-R148-93.	93-09-16	Monica L. Poelking
D	Add vendor CAGE F8859. Add device class V criteria. Editorial changes throughout - gap.	99-11-23	Raymond Monnin
E	Add case outline X. Add delta limits for class V devices. Editorial changes throughout - gap.	00-07-27	Raymond Monnin
F	Change the delta limit for the V <sub>OH</sub> parameter in table III. Update boilerplate to latest MIL-PRF-38535 requirements. - CFS	01-01-17	Thomas M. Hess
G	Add case outline Z. - jak	01-07-23	Thomas M. Hess
H	Add section 1.5, radiation features. Update boilerplate to MIL-PRF-38535 requirements and to include radiation hardness assured requirements. Editorial changes throughout. - LTG	05-03-14	Thomas M. Hess
J	Add appendix A to document. Update radiation hardness assurance requirements. - LTG	07-06-21	Thomas M. Hess

CURRENT CAGE CODE 67268


REV																				
SHEET																				
REV	J	J	J	J	J	J	J	J	J	J	J	J								
SHEET	15	16	17	18	19	20	21	22	23	24	25	26								
REV STATUS OF SHEETS	REV			J	J	J	J	J	J	J	J	J	J	J	J	J	J	J	J	J
	SHEET			1	2	3	4	5	6	7	8	9	10	11	12	13	14			
PMIC N/A	PREPARED BY Marcia B. Kelleher						<p align="center"><b>DEFENSE SUPPLY CENTER COLUMBUS</b></p> <p align="center"><b>COLUMBUS, OHIO 43218-3990</b></p> <p align="center"><a href="http://www.dscc.dla.mil">http://www.dscc.dla.mil</a></p>													
<b>STANDARD MICROCIRCUIT DRAWING</b>	CHECKED BY Thomas J. Ricculti																			
THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE	APPROVED BY Michael A. Frye						<p align="center">MICROCIRCUITS, DIGITAL, ADVANCED CMOS, OCTAL BUFFER/LINE DRIVER WITH THREE-STATE OUTPUTS, MONOLITHIC SILICON</p>													
	DRAWING APPROVAL DATE 87-06-23																			
	AMSC N/A	REVISION LEVEL <b>J</b>						SIZE <b>A</b>	CAGE CODE <b>14933</b>	<b>5962-87552</b>										
												SHEET 1 OF 26								

1. SCOPE


1.1 Scope. This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.

1.2 PIN. The PIN is as shown in the following examples.

For device classes M and Q:



For device class V:



1.2.1 RHA designator. Device classes Q and V RHA marked devices meet the MIL-PRF-38535 specified RHA levels and are marked with the appropriate RHA designator. Device class M RHA marked devices meet the MIL-PRF-38535, appendix A specified RHA levels and are marked with the appropriate RHA designator. A dash (-) indicates a non-RHA device.

1.2.2 Device type(s). The device type(s) identify the circuit function as follows:

Device type	Generic number	Circuit function
01	54AC244	Octal buffer/line driver with three-state outputs
02	54AC11244	Octal buffer/line driver with three-state outputs

1.2.3 Device class designator. The device class designator is a single letter identifying the product assurance level as listed below. Since the device class designator has been added after the original issuance of this drawing, device classes M and Q designators will not be included in the PIN and will not be marked on the device.

Device class	Device requirements documentation
M	Vendor self-certification to the requirements for MIL-STD-883 compliant, non-JAN class level B microcircuits in accordance with MIL-PRF-38535, appendix A
Q or V	Certification and qualification to MIL-PRF-38535

<b>STANDARD MICROCIRCUIT DRAWING</b> DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		<b>5962-87552</b>
		REVISION LEVEL J	SHEET <b>2</b>

1.2.4 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows:

<u>Outline letter</u>	<u>Descriptive designator</u>	<u>Terminals</u>	<u>Package style</u>
J	GDIP1-T24 or CDIP2-T24	24	Dual-in-line
K	GDFP2-F24 or CDFP3-F24	24	Flat pack
L	GDIP3-T24 or CDIP4-T24	24	Dual-in-line
R	GDIP1-T20 or CDIP2-T20	20	Dual-in-line
S	GDFP2-F20 or CDFP3-F20	20	Flat pack
X	See figure 1	20	Flat pack
Z	GDFP1-G20	20	Flat pack
2	CQCC1-N20	20	Square leadless chip carrier
3	CQCC1-N28	28	Square leadless chip carrier

1.2.5 Lead finish. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

1.3 Absolute maximum ratings. 1/ 2/ 3/

Supply voltage range ( $V_{CC}$ )	-0.5 V dc to +7.0 V dc
DC input voltage range ( $V_{IN}$ )	-0.5 V dc to $V_{CC} + 0.5$ V dc
DC output voltage range ( $V_{OUT}$ )	-0.5 V dc to $V_{CC} + 0.5$ V dc
Clamp diode current ( $I_{IK}, I_{OK}$ )	$\pm 20$ mA
DC output current (per output pin)	$\pm 50$ mA
DC $V_{CC}$ or GND current (per output pin)	$\pm 25$ mA 4/
Maximum power dissipation ( $P_D$ )	500 mW
Storage temperature range ( $T_{STG}$ )	-65°C to +150°C
Lead temperature (soldering, 10 seconds):	
Case outline X	+260°C
All other case outlines except case X	+245°C
Thermal resistance, junction-to-case ( $\theta_{JC}$ )	See MIL-STD-1835
Junction temperature ( $T_J$ )	+175°C 5/

1.4 Recommended operating conditions. 2/ 3/ 6/

Supply voltage range ( $V_{CC}$ )	+2.0 V dc to +6.0 V dc
Input voltage range ( $V_{IN}$ )	+0.0 V dc to $V_{CC}$
Output voltage range ( $V_{OUT}$ )	+0.0 V dc to $V_{CC}$
Case operating temperature range ( $T_C$ )	-55°C to +125°C
Input rise or fall times ( $t_r, t_f$ ):	
Device type 01:	
$V_{CC} = 3.6$ V and 5.5 V	0 to 8 ns/V
Device type 02:	
Data ( $V_{CC} = 3.6$ V and 5.5 V)	0 to 10 ns/V
mOE ( $V_{CC} = 3.6$ V and 5.5 V)	0 to 5 ns/V

- 1/ Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability.
- 2/ Unless otherwise noted, all voltages are referenced to GND.
- 3/ The limits for the parameters specified herein shall apply over the full specified  $V_{CC}$  range and case temperature range of -55°C to +125°C.
- 4/ For devices with multiple  $V_{CC}$  or GND pins, this value represents the total  $V_{CC}$  or GND current.
- 5/ Maximum junction temperature shall not be exceeded except for allowable short duration burn-in screening conditions in accordance with method 5004 of MIL-STD-883.
- 6/ Operation from 2.0 V dc to 3.0 V dc is provided for compatibility with data retention and battery back-up systems. Data retention implies no input transition and no stored data loss with the following conditions:  $V_{IH} \geq 70\% V_{CC}$ ,  $V_{IL} \leq 30\% V_{CC}$ ,  $V_{OH} \geq 70\% V_{CC} @ -20 \mu A$ ,  $V_{OL} \leq 30\% V_{CC} @ 20 \mu A$ .

<b>STANDARD MICROCIRCUIT DRAWING</b>  DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		<b>5962-87552</b>
		REVISION LEVEL J	SHEET <b>3</b>

1.5 Radiation features.

Device type 01:

Total dose (dose rate = 50 – 300 rads (Si)/s) ..... 300 krads (Si)  
 Single Event Latchup (SEL).....  $\geq 93 \text{ MeV-cm}^2/\text{mg}$

2. APPLICABLE DOCUMENTS

2.1 Government specification, standards, and handbooks. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-883 - Test Method Standard Microcircuits.  
 MIL-STD-1835 - Interface Standard Electronic Component Case Outlines.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.  
 MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at <http://assist.daps.dla.mil/quicksearch/> or <http://assist.daps.dla.mil> or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 Non-Government publications. The following document(s) form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents cited in the solicitation or contract.

ELECTRONIC INDUSTRIES ALLIANCE (EIA)

JEDEC Standard No. 20 - Standard for Description of 54/74ACXXXXX and 54/74ACTXXXXX Advanced High-Speed CMOS Devices.

(Copies of these documents are available online at <http://www.jedec.org> or from Electronic Industries Alliance, 2500 Wilson Boulevard, Arlington, VA 22201-3834).

AMERICAN SOCIETY FOR TESTING AND MATERIALS (ASTM)

ASTM F1192 - Standard Guide for the Measurement of Single Event Phenomena (SEP) Induced by Heavy Ion Irradiation of semiconductor Devices.

(Copies of these documents are available online at <http://www.astm.org> or from ASTM International, 100 Barr Harbor Drive, P.O. Box C700, West Conshohocken, PA, 19428-2959).

2.3 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

<b>STANDARD MICROCIRCUIT DRAWING</b>  DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		<b>5962-87552</b>
		REVISION LEVEL J	SHEET <b>4</b>

### 3. REQUIREMENTS

3.1 Item requirements. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.

3.1.1 Microcircuit die. For the requirements of microcircuit die, see appendix A to this document.

3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.

3.2.1 Case outlines. The case outlines shall be in accordance with 1.2.4 and figure 1 herein.

3.2.2 Terminal connections. The terminal connections shall be as specified on figure 2.

3.2.3 Truth table. The truth table shall be as specified on figure 3.

3.2.4 Logic diagram. The logic diagram shall be as specified on figure 4.

3.2.5 Switching waveforms and test circuit. The switching waveforms and test circuit shall be as specified on figure 5.

3.2.6 Radiation exposure circuit. The radiation exposure circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request.

3.3 Electrical performance characteristics and postirradiation parameter limits. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table IA and shall apply over the full case operating temperature range.

3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table IIA. The electrical tests for each subgroup are defined in table IA.

3.5 Marking. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.

3.5.1 Certification/compliance mark. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.

3.6 Certificate of compliance. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein, or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.

3.7 Certificate of conformance. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

3.8 Notification of change for device class M. For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change that affects this drawing.

<b>STANDARD MICROCIRCUIT DRAWING</b>  DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		<b>5962-87552</b>
		REVISION LEVEL J	SHEET <b>5</b>

3.9 Verification and review for device class M. For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

3.10 Microcircuit group assignment for device class M. Device class M devices covered by this drawing shall be in microcircuit group number 37 (see MIL-PRF-38535, appendix A).

#### 4. VERIFICATION

4.1 Sampling and inspection. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

4.2 Screening. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.

##### 4.2.1 Additional criteria for device class M.

- a. Burn-in test, method 1015 of MIL-STD-883.
  - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
  - (2)  $T_A = +125^{\circ}\text{C}$ , minimum.
- b. Interim and final electrical test parameters shall be as specified in table IIA herein.

##### 4.2.2 Additional criteria for device classes Q and V.

- a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1015 of MIL-STD-883.
- b. Interim and final electrical test parameters shall be as specified in table IIA herein.
- c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.

4.3 Qualification inspection for device classes Q and V. Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

<b>STANDARD MICROCIRCUIT DRAWING</b>  DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		<b>5962-87552</b>
		REVISION LEVEL J	SHEET <b>6</b>

TABLE IA. Electrical performance characteristics.

Test and MIL-STD-883 test method <u>1/</u>	Symbol	Test conditions <u>2/ 3/</u> -55°C ≤ T <sub>C</sub> ≤ +125°C +3.0 V ≤ V <sub>CC</sub> ≤ +5.5 V unless otherwise specified	Device type and device class	V <sub>CC</sub>	Group A subgroups	Limits <u>4/</u>		Unit
						Min	Max	
Positive input clamp voltage 3022	V <sub>IC+</sub>	For input under test, I <sub>IN</sub> = 1.0 mA	All V	0.0 V	1	0.4	1.5	V
Negative input clamp voltage 3022	V <sub>IC-</sub>	For input under test, I <sub>IN</sub> = -1.0 mA	All V	Open	1	-0.4	-1.5	V
High level output voltage 3006	V <sub>OH</sub> <u>5/</u>	V <sub>IN</sub> = V <sub>IH</sub> minimum or V <sub>IL</sub> maximum I <sub>OH</sub> = -50 μA	All	3.0 V	1, 2, 3	2.9		V
			All	4.5 V	1, 2, 3	4.4		
			All	5.5 V	1, 2, 3	5.4		
		V <sub>IN</sub> = V <sub>IH</sub> minimum or V <sub>IL</sub> maximum I <sub>OH</sub> = -12 mA	All	3.0 V	1	2.56		
			All		2, 3	2.40		
		V <sub>IN</sub> = V <sub>IH</sub> minimum or V <sub>IL</sub> maximum I <sub>OH</sub> = -24 mA	All	4.5 V	1	3.86		
			All		2, 3	3.70		
			All	5.5 V	1	4.86		
		V <sub>IN</sub> = V <sub>IH</sub> minimum or V <sub>IL</sub> maximum I <sub>OH</sub> = -50 mA	All		2, 3	4.70		
			All	5.5 V	1, 2, 3	3.85		
Low level output voltage 3007	V <sub>OL</sub> <u>5/</u>	V <sub>IN</sub> = V <sub>IH</sub> minimum or V <sub>IL</sub> maximum I <sub>OL</sub> = 50 μA	All	3.0 V	1, 2, 3		0.1	V
			All	4.5 V	1, 2, 3		0.1	
			All	5.5 V	1, 2, 3		0.1	
		V <sub>IN</sub> = V <sub>IH</sub> minimum or V <sub>IL</sub> maximum I <sub>OL</sub> = 12 mA	All	3.0 V	1	0.36		
			All		2, 3	0.50		
		V <sub>IN</sub> = V <sub>IH</sub> minimum or V <sub>IL</sub> maximum I <sub>OL</sub> = 24 mA	All	4.5 V	1	0.36		
			All		2, 3	0.50		
			All	5.5 V	1	0.36		
		V <sub>IN</sub> = V <sub>IH</sub> minimum or V <sub>IL</sub> maximum I <sub>OL</sub> = 50 mA	All		2, 3	0.50		
			All	5.5 V	1, 2, 3		1.65	
High level input voltage	V <sub>IH</sub> <u>6/</u>		All	3.0 V	1, 2, 3	2.1		V
			All	4.5 V	1, 2, 3	3.15		
			All	5.5 V	1, 2, 3	3.85		

See footnotes at end of table.

<b>STANDARD MICROCIRCUIT DRAWING</b> DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		<b>5962-87552</b>
		REVISION LEVEL J	SHEET <b>7</b>

TABLE IA. Electrical performance characteristics - Continued.

Test and MIL-STD-883 test method <u>1/</u>	Symbol	Test conditions <u>2/ 3/</u> -55°C ≤ T <sub>C</sub> ≤ +125°C +3.0 V ≤ V <sub>CC</sub> ≤ +5.5 V unless otherwise specified	Device type and device class	V <sub>CC</sub>	Group A subgroups	Limits <u>4/</u>		Unit
						Min	Max	
Low level input voltage	V <sub>IL</sub> <u>6/</u>		All All	3.0 V	1, 2, 3		0.9	V
			All All	4.5 V	1, 2, 3		1.35	
			All All	5.5 V	1, 2, 3		1.65	
Input leakage current low 3009	I <sub>IL</sub>	V <sub>IN</sub> = 0.0 V	All All	5.5 V	1		-0.1	μA
					2, 3		-1.0	
Input leakage current high 3010	I <sub>IH</sub>	V <sub>IN</sub> = 5.5 V	All All	5.5 V	1		0.1	μA
					2, 3		1.0	
Quiescent supply current, output high 3005	I <sub>OCH</sub>	V <sub>IN</sub> = V <sub>CC</sub> or GND  M, D, P, L, R, F <u>7/</u>	All All	5.5 V	1		4	μA
					2, 3		80	
			01 Q, V		1		50	
Quiescent supply current, output low 3005	I <sub>OCL</sub>	V <sub>IN</sub> = V <sub>CC</sub> or GND  M, D, P, L, R, F <u>7/</u>	All All	5.5 V	1		4	μA
					2, 3		80	
			01 Q, V		1		50	
Quiescent supply current, output three-state 3005	I <sub>CCZ</sub>	V <sub>IN</sub> = V <sub>CC</sub> or GND  M, D, P, L, R, F <u>7/</u>	All All	5.5 V	1		4	μA
					2, 3		80	
			01 Q, V		1		50	
Three-state output leakage current high 3021	I <sub>OZH</sub>	m $\overline{O}E$ = V <sub>IH</sub> min or V <sub>IL</sub> max All other inputs = V <sub>CC</sub> or GND V <sub>OUT</sub> = 5.5 V, test with each m $\overline{O}E$ = V <sub>IH</sub> min	All All	5.5 V	1, 2, 3		+5.0	μA
Three-state output leakage current low 3020	I <sub>OZL</sub>	m $\overline{O}E$ = V <sub>IH</sub> min or V <sub>IL</sub> max All other inputs = V <sub>CC</sub> or GND V <sub>OUT</sub> = GND, test with each m $\overline{O}E$ = V <sub>IH</sub> min	All All	5.5 V	1, 2, 3		-5.0	μA
Input capacitance 3012	C <sub>IN</sub>	See 4.4.1c T <sub>C</sub> = +25°C	All All	GND	4		8.0	pF
Power dissipation capacitance	C <sub>PD</sub> <u>8/</u>	See 4.4.1c T <sub>C</sub> = +25°C, f = 1 MHz	All All	5.0 V	4		60.0	pF
Functional tests 3014	<u>9/</u>	See 4.4.1b V <sub>IN</sub> = V <sub>IH</sub> min or V <sub>IL</sub> max Verify output V <sub>OUT</sub>	All All	3.0 V	7, 8	L	H	
				5.5 V	7, 8	L	H	

See footnotes at end of table.

<b>STANDARD MICROCIRCUIT DRAWING</b> DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		<b>5962-87552</b>
		REVISION LEVEL J	SHEET <b>8</b>



TABLE IA. Electrical performance characteristics - Continued.

Test and MIL-STD-883 test method <u>1/</u>	Symbol	Test conditions <u>2/ 3/</u> -55°C ≤ T <sub>C</sub> ≤ +125°C +3.0 V ≤ V <sub>CC</sub> ≤ +5.5 V unless otherwise specified	Device type and device class	V <sub>CC</sub>	Group A subgroups	Limits <u>4/</u>		Unit
						Min	Max	
Propagation delay time, mAn to mYn 3003	t <sub>PHL</sub>  <u>10/</u>	C <sub>L</sub> = 50 pF minimum R <sub>L</sub> = 500Ω See figure 5	01 All	3.0 V	9	1.0	10.5	ns
			02 All			1.0	8.6	
			01 All		10, 11	1.0	12.0	
			02 All			1.0	10.5	
			01 All	4.5 V	9	1.0	8.0	
			02 All			1.0	6.4	
			01 All		10, 11	1.0	9.0	
			02 All			1.0	7.4	
	t <sub>PLH</sub>  <u>10/</u>		01 All	3.0 V	9	1.0	11.0	
			02 All			1.0	9.3	
			01 All		10, 11	1.0	12.5	
			02 All			1.0	10.8	
			01 All	4.5 V	9	1.0	8.5	
			02 All			1.0	6.7	
			01 All		10, 11	1.0	9.5	
			02 All			1.0	7.7	

See footnotes at end of table.

<b>STANDARD MICROCIRCUIT DRAWING</b> DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		<b>5962-87552</b>
		REVISION LEVEL J	SHEET <b>9</b>

TABLE IA. Electrical performance characteristics - Continued.

Test and MIL-STD-883 test method <u>1/</u>	Symbol	Test conditions <u>2/ 3/</u> -55°C ≤ T <sub>C</sub> ≤ +125°C +3.0 V ≤ V <sub>CC</sub> ≤ +5.5 V unless otherwise specified	Device type and device class	V <sub>CC</sub>	Group A subgroups	Limits <u>4/</u>		Unit
						Min	Max	
Propagation delay time, output disable, mOE to mYn 3003	t <sub>PHZ</sub>  <u>10/</u>	C <sub>L</sub> = 50 pF minimum R <sub>L</sub> = 500Ω See figure 5	01 All	3.0 V	9	1.0	10.0	ns
			02 All			1.0	7.9	
			01 All		10, 11	1.0	12.5	
			02 All			1.0	8.7	
			01 All	4.5 V	9	1.0	9.0	
			02 All			1.0	7.0	
			01 All		10, 11	1.0	10.5	
			02 All			1.0	7.6	
	t <sub>PLZ</sub>  <u>10/</u>		01 All	3.0 V	9	1.0	11.0	
			02 All			1.0	9.4	
			01 All		10, 11	1.0	13.0	
			02 All			1.0	10.4	
			01 All	4.5 V	9	1.0	9.0	
			02 All			1.0	7.8	
			01 All		10, 11	1.0	11.0	
			02 All			1.0	8.6	

See footnotes at end of table.

<b>STANDARD MICROCIRCUIT DRAWING</b> DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		<b>5962-87552</b>
		REVISION LEVEL J	SHEET <b>10</b>

TABLE IA. Electrical performance characteristics - Continued.

Test and MIL-STD-883 test method <u>1/</u>	Symbol	Test conditions <u>2/ 3/</u> -55°C ≤ T <sub>C</sub> ≤ +125°C +3.0 V ≤ V <sub>CC</sub> ≤ +5.5 V unless otherwise specified	Device type and device class	V <sub>CC</sub>	Group A subgroups	Limits <u>4/</u>		Unit
						Min	Max	
Propagation delay time, output enable, mOE to mYn 3003	t <sub>PZH</sub>  <u>10/</u>	C <sub>L</sub> = 50 pF R <sub>L</sub> = 500Ω See figure 5	01 All	3.0 V	9	1.0	10.5	ns
			02 All			1.0	10.7	
			01 All		10, 11	1.0	11.5	
			02 All			1.0	12.9	
			01 All	4.5 V	9	1.0	7.5	
			02 All			1.0	7.7	
			01 All		10, 11	1.0	9.0	
			02 All			1.0	9.3	
	t <sub>PZL</sub>  <u>10/</u>		01 All	3.0 V	9	1.0	11.0	
			02 All			1.0	10.6	
			01 All		10, 11	1.0	13.0	
			02 All			1.0	12.9	
			01 All	4.5 V	9	1.0	8.5	
			02 All			1.0	7.6	
			01 All		10, 11	1.0	10.5	
			02 All			1.0	9.1	

- 1/ For tests not listed in the referenced MIL-STD-883, [e.g. V<sub>IH</sub>, V<sub>IL</sub>], utilize the general test procedure under the conditions listed herein.
- 2/ Each input/output, as applicable, shall be tested at the specified temperature, for the specified limits, to the tests in table IA herein. Output terminals not designated shall be high level logic, low level logic, or open, except as follows:
- a. V<sub>IC</sub> (pos) tests, the GND terminal can be open. T<sub>C</sub> = +25°C.
  - b. V<sub>IC</sub> (neg) tests, the V<sub>CC</sub> terminal shall be open. T<sub>C</sub> = +25°C.
  - c. All I<sub>CC</sub> tests, the output terminal shall be open. When performing these tests, the current meter shall be placed in the circuit such that all current flows through the meter.
- 3/ RHA parts for device type 01 of this drawing have been characterized through all levels M, D, P, L, R, and F of irradiation. However, these devices are only tested at the 'F' level. Pre and post irradiation values are identical unless otherwise specified in table IA. When performing post irradiation electrical measurements for any RHA level, T<sub>A</sub> = +25°C.

<b>STANDARD MICROCIRCUIT DRAWING</b> DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		<b>5962-87552</b>
		REVISION LEVEL J	SHEET <b>11</b>

TABLE IA. Electrical performance characteristics - Continued.

- 4/ For negative and positive voltage and current values, the sign designates the potential difference in reference to GND and the direction of current flow, respectively; and the absolute value of the magnitude, not the sign, is relative to the minimum and maximum limits, as applicable, listed herein. All devices shall meet or exceed the limits specified in table IA, as applicable, at  $3.0\text{ V} \leq V_{CC} \leq 3.6\text{ V}$  and  $4.5\text{ V} \leq V_{CC} \leq 5.5\text{ V}$ .
- 5/ The  $V_{OH}$  and  $V_{OL}$  tests shall be tested at  $V_{CC} = 3.0\text{ V}$  and  $4.5\text{ V}$ . The  $V_{OH}$  and  $V_{OL}$  tests are guaranteed, if not tested, for other values of  $V_{CC}$ . Limits shown apply to operation at  $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$  and  $V_{CC} = 5.0\text{ V} \pm 0.5\text{ V}$ . Tests with input current at  $+50\text{ mA}$  or  $-50\text{ mA}$  are performed on only one input at a time with duration not to exceed 10 ms. Transmission driving tests may be performed using  $V_{IN} = V_{CC}$  or GND. When  $V_{IN} = V_{CC}$  or GND is used, the test is guaranteed for  $V_{IN} = V_{IH}$  minimum and  $V_{IL}$  maximum.
- 6/ The  $V_{IH}$  and  $V_{IL}$  tests are not required if applied as forcing functions for  $V_{OH}$  and  $V_{OL}$  tests.
- 7/ The maximum limit for this parameter at 100 krads (Si) is  $4\text{ }\mu\text{A}$ .
- 8/ Power dissipation capacitance ( $C_{PD}$ ) determines both the dynamic power consumption ( $P_D$ ) and dynamic current consumption ( $I_S$ ).  
Where:  

$$P_D = (C_{PD} + C_L) (V_{CC} \times V_{CC})f + (I_{CC} \times V_{CC})$$

$$I_S = (C_{PD} + C_L) V_{CC}f + I_{CC}$$
 $f$  is the frequency of the input signal and  $C_L$  is the external output load capacitance.
- 9/ Tests shall be performed in sequence, attributes data only. Functional tests shall include the truth table and other logic patterns used for fault detection. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 3 herein. Functional tests shall be performed in sequence as approved by the qualifying activity on qualified devices. Allowable tolerances in accordance with MIL-STD-883 for the input voltage levels may be incorporated. For  $V_{OUT}$  measurements,  $L \leq 0.3V_{CC}$  and  $H \geq 0.7V_{CC}$ .
- 10/ AC limits at  $V_{CC} = 5.5\text{ V}$  are equal to the limits at  $V_{CC} = 4.5\text{ V}$  and guaranteed by testing at  $V_{CC} = 4.5\text{ V}$ . AC limits at  $V_{CC} = 3.6\text{ V}$  are equal to the limits at  $V_{CC} = 3.0\text{ V}$  and guaranteed by testing at  $V_{CC} = 3.0\text{ V}$ . Minimum ac limits for  $V_{CC} = 5.5\text{ V}$  are 1.0 ns and guaranteed by guardbanding the  $V_{CC} = 4.5\text{ V}$  minimum limits to 1.5 ns. For propagation delay tests, all paths must be tested.

TABLE IB. SEP test limits. 1/ 2/


Device type	SEP	$T_C =$ temperature $\pm 10^\circ\text{C}$	$V_{CC}$	Effective LET
01	SEL	$+25^\circ\text{C}$	3.6 V and 5.5 V	$\geq 93\text{ MeV}\cdot\text{cm}^2/\text{mg}$

1/ For SEP test conditions, see 4.4.4.2 herein.

2/ Technology characterization and model verification supplemented by in-line data may be used in lieu of end-of-line testing. Test plan must be approved by TRB and qualifying activity.

<b>STANDARD MICROCIRCUIT DRAWING</b> DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		<b>5962-87552</b>
		REVISION LEVEL J	SHEET <b>12</b>

Case X



Dimensions				
Symbol	Inches		Millimeters	
	Min	Max	Min	Max
A	.045	.085	1.14	2.16
b	.015	.019	0.38	0.48
c	.003	.006	0.076	0.152
D	.505	.515	12.83	13.08
E	.275	.285	6.99	7.24
e	.045	.055	1.14	1.40
L	.250	.370	6.35	9.39
Q	.010	---	0.25	---
N	20		20	

FIGURE 1. Case outlines.

<b>STANDARD MICROCIRCUIT DRAWING</b> DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		5962-87552
		REVISION LEVEL J	SHEET 13

Device types	01		02	
Case outlines	R, S, X, Z	2	J, K, L	3
Terminal number	Terminal symbol		Terminal symbol	
1	$\overline{1OE}$	$\overline{1OE}$	1Y1	NC
2	1A1	1A1	1Y2	V <sub>CC</sub>
3	2Y4	2Y4	1Y3	1A4
4	1A2	1A2	1Y4	1A3
5	2Y3	2Y3	GND	1A2
6	1A3	1A3	GND	1A1
7	2Y2	2Y2	GND	$\overline{1OE}$
8	1A4	1A4	GND	NC
9	2Y1	2Y1	2Y1	1Y1
10	GND	GND	2Y2	1Y2
11	2A1	2A1	2Y3	1Y3
12	1Y4	1Y4	2Y4	1Y4
13	2A2	2A2	$\overline{2OE}$	GND
14	1Y3	1Y3	2A4	GND
15	2A3	2A3	2A3	NC
16	1Y2	1Y2	2A2	GND
17	2A4	2A4	2A1	GND
18	1Y1	1Y1	V <sub>CC</sub>	2Y1
19	$\overline{2OE}$	$\overline{2OE}$	V <sub>CC</sub>	2Y2
20	V <sub>CC</sub>	V <sub>CC</sub>	1A4	2Y3
21	---	---	1A3	2Y4
22	---	---	1A2	NC
23	---	---	1A1	$\overline{2OE}$
24	---	---	$\overline{1OE}$	2A4
25	---	---	---	2A3
26	---	---	---	2A2
27	---	---	---	2A1
28	---	---	---	V <sub>CC</sub>

NC = No connection

FIGURE 2. Terminal connections.

<b>STANDARD MICROCIRCUIT DRAWING</b> DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		<b>5962-87552</b>
		REVISION LEVEL J	SHEET <b>14</b>

(Each Buffer)

Inputs		Outputs
$\overline{mOE}$	$mAn$	$mYn$
L	L	L
L	H	H
H	X	Z

H = High voltage level  
L = Low voltage level  
X = Immaterial  
Z = High impedance

FIGURE 3. Truth table.





FIGURE 4. Logic diagram.

<b>STANDARD  MICROCIRCUIT DRAWING</b> DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		<b>5962-87552</b>
		REVISION LEVEL <b>J</b>	SHEET <b>15</b>



NOTES:

1.  $V_{TEST}$  = open for  $t_{PLH}$ ,  $t_{PHL}$ ,  $t_{PHZ}$ , and  $t_{PZH}$ .  $V_{TEST} = 2 \times V_{CC}$  for  $t_{PLZ}$  and  $t_{PZL}$ .
2.  $C_L = 50$  pF or equivalent (includes test jig and probe capacitance).
3.  $R_L = 500\Omega$  or equivalent.
4. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
5. Input signal from pulse generator:  $V_{IN} = 0.0$  V to  $V_{CC}$ ;  $PRR \leq 1$  MHz;  $Z_O = 50\Omega$ ;  $t_r \leq 3.0$  ns;  $t_f \leq 3.0$  ns;  $t_r$  and  $t_f$  shall be measured from 10% of  $V_{CC}$  to 90% of  $V_{CC}$  and from 90% of  $V_{CC}$  to 10% of  $V_{CC}$ , respectively; duty cycle = 50 percent.
6. Timing parameters shall be tested at a minimum input frequency of 1MHz.
7. The outputs are measured one at a time with one transition per measurement.

FIGURE 5. Switching waveforms and test circuit.

<b>STANDARD MICROCIRCUIT DRAWING</b> DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		<b>5962-87552</b>
		REVISION LEVEL <b>J</b>	SHEET <b>16</b>



4.4 Conformance inspection. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

TABLE IIA. Electrical test requirements.

Test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)	Subgroups (in accordance with MIL-PRF-38535, table III)	
	Device class M	Device class Q	Device class V
Interim electrical parameters (see 4.2)	---	---	1
Final electrical parameters (see 4.2)	<u>1/</u> 1, 2, 3, 7, 8, 9	<u>1/</u> 1, 2, 3, 7, 8, 9	<u>2/</u> , <u>3/</u> 1, 2, 3, 7, 8, 9, 10, 11
Group A test requirements (see 4.4)	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11
Group C end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	<u>3/</u> 1, 2, 3, 7, 8, 9, 10, 11
Group D end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	1, 2, 3
Group E end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9	1, 7, 9

1/ PDA applies to subgroup 1.

2/ PDA applies to subgroups 1, 7, and deltas.

3/ Delta limits, as specified in table IIB, shall be required where specified, and the delta limits shall be completed with reference to the zero hour electrical parameters.

TABLE IIB. Burn-in and operating life test, delta parameters (+25°C). 1/

Parameter <u>2/</u>	Symbol	Delta limits
Supply current	$I_{CCH}, I_{CCL}, I_{CCZ}$	±300 nA
Input current low level	$I_{IL}$	±20 nA
Input current high level	$I_{IH}$	±20 nA
Output voltage low level ( $V_{CC} = 5.5 \text{ V}, I_{OL} = 24 \text{ mA}$ )	$V_{OL}$	±0.04 V
Output voltage high level ( $V_{CC} = 5.5 \text{ V}, I_{OH} = -24 \text{ mA}$ )	$V_{OH}$	±0.20 V

1/ This table is representation of what vendor CAGE F8859 has experienced and is guaranteed and not meant to be construed as a quality assurance requirement for any other vendor.

2/ These parameters shall be recorded before and after the required burn-in and life tests to determine the delta limits.

<b>STANDARD MICROCIRCUIT DRAWING</b> DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		<b>5962-87552</b>
		REVISION LEVEL J	SHEET <b>17</b>

4.4.1 Group A inspection

- a. Tests shall be as specified in table IIA herein.
- b. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table in figure 3 herein. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 3, herein. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device.
- c.  $C_{IN}$  and  $C_{PD}$  shall be measured only for initial qualification and after process or design changes which may affect capacitance.  $C_{IN}$  shall be measured between the designated terminal and GND at a frequency of 1 MHz.  $C_{PD}$  shall be tested in accordance with the latest revision of JEDEC Standard No. 20 and table IA herein. For  $C_{IN}$  and  $C_{PD}$ , test all applicable pins on five devices with zero failures.

4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table IIA herein.

4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:

- a. Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.
- b.  $T_A = +125^\circ\text{C}$ , minimum.
- c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

4.4.2.2 Additional criteria for device classes Q and V. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in method 1005 of MIL-STD-883.

4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table IIA herein.

4.4.4 Group E inspection. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).

- a. End-point electrical parameters shall be as specified in table IIA herein.
- b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table IA at  $T_A = +25^\circ\text{C} \pm 5^\circ\text{C}$ , after exposure, to the subgroups specified in table IIA herein.
- c. RHA tests for device classes M, Q, and V for levels M, D, P, L, R, and F shall be performed through each level to determine at what levels the devices meet the RHA requirements. These RHA tests shall be performed for initial qualification and after design or process changes which may affect the RHA performance of the device.
- d. Prior to irradiation, each selected sample shall be assembled in its qualification package. It shall pass the specified group A electrical parameters in table IA for subgroups specified in table IIA herein.

<b>STANDARD MICROCIRCUIT DRAWING</b>  DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		<b>5962-87552</b>
		REVISION LEVEL J	SHEET <b>18</b>

4.4.4.1 Total dose irradiation testing. Total dose irradiation testing shall be performed in accordance with MIL-STD-883, method 1019, condition A, and as specified herein. Prior to and during total dose irradiation characterization and testing, the devices for characterization shall be biased so that 50 percent are at inputs high and 50 percent are at inputs low, and the devices for testing shall be biased to the worst case condition established during characterization. Devices shall be biased as follows:

Device type 01:

- a. Inputs tested high,  $V_{CC} = 5.5 \text{ V dc } \pm 5\%$ ,  $V_{IN} = 5.0 \text{ V dc } +10\%$ ,  $R_{IN} = 1\text{k}\Omega \pm 20\%$ , and all outputs are open.
- b. Inputs tested low,  $V_{CC} = 5.5 \text{ V dc } \pm 5\%$ ,  $V_{IN} = 0.0 \text{ V dc}$ ,  $R_{IN} = 1\text{k}\Omega \pm 20\%$ , and all outputs are open.

4.4.4.1.1 Accelerated annealing test. Accelerated annealing tests shall be performed on classes M, Q, and V devices requiring a RHA level greater than 5k rads (Si). The post-anneal end-point electrical parameter limits shall be as specified in table IA herein and shall be the pre-irradiation end-point electrical parameter limit at  $+25^\circ\text{C } \pm 5^\circ\text{C}$ . Testing shall be performed at initial qualification and after any design or process changes which may affect the RHA response of the device.

4.4.4.2 Single event phenomena (SEP). When specified in the purchase order or contract, SEP testing shall be required on class V devices. SEP testing shall be performed on the Standard Evaluation Circuit (SEC) or alternate SEP test vehicle as approved by the qualifying activity at initial qualification and after any design or process changes which may affect the upset or latchup characteristics. Test four devices with zero failures. ASTM F1192 may be used as a guideline when performing SEP testing. The test conditions for SEP are as follows:

- a. The ion beam angle of incidence shall be between normal to the die surface and  $60^\circ$  to the normal, inclusive (i.e.  $0^\circ \leq \text{angle} \leq 60^\circ$ ). No shadowing of the ion beam due to fixturing or package related effects is allowed.
- b. The fluence shall be  $\geq 100$  errors or  $\geq 10^7$  ions/cm<sup>2</sup>.
- c. The flux shall be between  $10^2$  and  $10^5$  ions/cm<sup>2</sup>/s. The cross-section shall be verified to be flux independent by measuring the cross-section at two flux rates which differ by at least an order of magnitude.
- d. The particle range shall be  $\geq 20$  microns in silicon.
- e. The upset test temperature shall be  $+25^\circ\text{C}$  and the latchup test temperature is maximum rated operating temperature  $\pm 10^\circ\text{C}$ .
- f. Bias conditions shall be defined by the manufacturer for latchup measurements.
- g. For SEP test limits, see table IB herein.

4.5 Methods of inspection. Methods of inspection shall be specified as follows:

4.5.1 Voltage and current. Unless otherwise specified, all voltages given are referenced to the microcircuit GND terminal. Currents given are conventional current and positive when flowing into the referenced terminal.

## 5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

<b>STANDARD MICROCIRCUIT DRAWING</b>  DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		<b>5962-87552</b>
		REVISION LEVEL J	SHEET <b>19</b>

6. NOTES

6.1 Intended use. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.1.1 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.

6.1.2 Substitutability. Device class Q devices will replace device class M devices.

6.2 Configuration control of SMD's. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished using DD Form 1692, Engineering Change Proposal.

6.3 Record of users. Military and industrial users should inform Defense Supply Center Columbus (DSCC) when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.

6.4 Comments. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43218-3990 or telephone (614) 692-0547.

6.5 Abbreviations, symbols, and definitions. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.

6.6 Sources of supply.

6.6.1 Sources of supply for device classes Q and V. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.

6.6.2 Approved sources of supply for device class M. Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

6.7 Additional information. When specified in the purchase order or contract, a copy of the following additional data shall be supplied.

- a. RHA upset levels.
- b. Test conditions (SEP).
- c. Number of upsets (SEP).
- d. Number of transients (SEP).
- e. Occurrence of latchup (SEP).


<b>STANDARD MICROCIRCUIT DRAWING</b> DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		<b>5962-87552</b>
		REVISION LEVEL J	SHEET <b>20</b>

APPENDIX A  
APPENDIX A FORMS A PART OF SMD 5962-87552

A.1 SCOPE

A.1.1 Scope. This appendix establishes minimum requirements for microcircuit die to be supplied under the Qualified Manufacturers List (QML) Program. QML microcircuit die meeting the requirements of MIL-PRF-38535 and the manufacturers approved QM plan for use in monolithic microcircuits, multi-chip modules (MCMs), hybrids, electronic modules, or devices using chip and wire designs in accordance with MIL-PRF-38534 are specified herein. Two product assurance classes consisting of military high reliability (device class Q) and space application (device class V) are reflected in the Part or Identification Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.

A.1.2 PIN. The PIN is as shown in the following example:



A.1.2.1 RHA designator. Device classes Q and V RHA identified die meet the MIL-PRF-38535 specified RHA levels. A dash (-) indicates a non-RHA die.

A.1.2.2 Device type(s). The device type(s) identify the circuit function as follows:

<u>Device type</u>	<u>Generic number</u>	<u>Circuit function</u>
01	54AC244	Octal buffer/line driver with three-state outputs

A.1.2.3 Device class designator. Device class Q designator will not be included in the PIN and will not be marked on the device since the device class designator has been added after the original issuance of this drawing.

<u>Device class</u>	<u>Device requirements documentation</u>
Q or V	Certification and qualification to the die requirements of MIL-PRF-38535

<b>STANDARD MICROCIRCUIT DRAWING</b> DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>	<b>5962-87552</b>
	REVISION LEVEL J	SHEET <b>21</b>

APPENDIX A  
APPENDIX A FORMS A PART OF SMD 5962-87552

A.1.2.4 Die details. The die details designation is a unique letter which designates the die's physical dimensions, bonding pad location(s) and related electrical function(s), interface materials, and other assembly related information, for each product and variant supplied to this appendix.

A.1.2.4.1 Die physical dimensions.

<u>Die type</u>	<u>Figure number</u>
01	A-1

A.1.2.4.2 Die bonding pad locations and electrical functions.

<u>Die type</u>	<u>Figure number</u>
01	A-1

A.1.2.4.3 Interface materials.

<u>Die type</u>	<u>Figure number</u>
01	A-1

A.1.2.4.4 Assembly related information.

<u>Die type</u>	<u>Figure number</u>
01	A-1

A.1.3 Absolute maximum ratings. See paragraph 1.3 herein for details.

A.1.4 Recommended operating conditions. See paragraph 1.4 herein for details.

<b>STANDARD MICROCIRCUIT DRAWING</b> DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		<b>5962-87552</b>
		REVISION LEVEL J	SHEET <b>22</b>

APPENDIX A  
APPENDIX A FORMS A PART OF SMD 5962-87552

A.2. APPLICABLE DOCUMENTS

A.2.1 Government specification, standards, and handbooks. The following specification, standard, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATION

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

DEPARTMENT OF DEFENSE STANDARD

MIL-STD-883 - Test Method Standard Microcircuits.

DEPARTMENT OF DEFENSE HANDBOOKS

MIL-HDBK-103 - List of Standard Microcircuit Drawings.  
MIL-HDBK-780 - Standard Microcircuit Drawings.

(Copies of these documents are available online at <http://assist.daps.dla.mil/quicksearch/> or <http://assist.daps.dla.mil> or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

A.2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

A.3 REQUIREMENTS

A.3.1 Item requirements. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein.

A.3.2 Design, construction and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein and the manufacturer's QM plan for device classes Q and V.

A.3.2.1 Die physical dimensions. The die physical dimensions shall be as specified in A.1.2.4.1 and on figure A-1.

A.3.2.2 Die bonding pad locations and electrical functions. The die bonding pad locations and electrical functions shall be as specified in A.1.2.4.2 and on figure A-1.

A.3.2.3 Interface materials. The interface materials for the die shall be as specified in A.1.2.4.3 and on figure A-1.

A.3.2.4 Assembly related information. The assembly related information shall be as specified in A.1.2.4.4 and on figure A-1.

A.3.2.5 Truth table. The truth table shall be as defined in paragraph 3.2.3 herein.

A.3.2.6 Radiation exposure circuit. The radiation exposure circuit shall be as defined in paragraph 3.2.6 herein.

A.3.3 Electrical performance characteristics and post-irradiation parameter limits. Unless otherwise specified herein, the electrical performance characteristics and post-irradiation parameter limits are as specified in table I of the body of this document.

A.3.4 Electrical test requirements. The wafer probe test requirements shall include functional and parametric testing sufficient to make the packaged die capable of meeting the electrical performance requirements in table I.

<b>STANDARD MICROCIRCUIT DRAWING</b>  DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		<b>5962-87552</b>
		REVISION LEVEL J	SHEET <b>23</b>

APPENDIX A  
APPENDIX A FORMS A PART OF SMD 5962-87552

A.3.5 Marking. As a minimum, each unique lot of die, loaded in single or multiple stack of carriers, for shipment to a customer, shall be identified with the wafer lot number, the certification mark, the manufacturer's identification and the PIN listed in A.1.2 herein. The certification mark shall be a "QML" or "Q" as required by MIL-PRF-38535.

A.3.6 Certification of compliance. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see A.6.4 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this appendix shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and the requirements herein.

A.3.7 Certificate of conformance. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 shall be provided with each lot of microcircuit die delivered to this drawing.

A.4 VERIFICATION

A.4.1 Sampling and inspection. For device classes Q and V, die sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modifications in the QM plan shall not affect the form, fit, or function as described herein.

A.4.2 Screening. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and as defined in the manufacturer's QM plan. As a minimum, it shall consist of:

- a. Wafer lot acceptance for class V product using the criteria defined in MIL-STD-883, method 5007.
- b. 100% wafer probe (see paragraph A.3.4 herein).
- c. 100% internal visual inspection to the applicable class Q or V criteria defined in MIL-STD-883, method 2010 or the alternate procedures allowed in MIL-STD-883, method 5004.

A.4.3 Conformance inspection.

A.4.3.1 Group E inspection. Group E inspection is required only for parts intended to be identified as radiation assured (see A.3.5 herein). RHA levels for device classes Q and V shall be as specified in MIL-PRF-38535. End point electrical testing of packaged die shall be as specified in table II herein. Group E tests and conditions are as specified in paragraphs 4.4.4 herein.

A.5 DIE CARRIER

A.5.1 Die carrier requirements. The requirements for the die carrier shall be accordance with the manufacturer's QM plan or as specified in the purchase order by the acquiring activity. The die carrier shall provide adequate physical, mechanical and electrostatic protection.

A.6 NOTES

A.6.1 Intended use. Microcircuit die conforming to this drawing are intended for use in microcircuits built in accordance with MIL-PRF-38535 or MIL-PRF-38534 for government microcircuit applications (original equipment), design applications, and logistics purposes.

A.6.2 Comments. Comments on this appendix should be directed to DSCC-VA, Columbus, Ohio 43218-3990 or telephone (614) 692-0547.

A.6.3 Abbreviations, symbols, and definitions. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.

A.6.4 Sources of supply for device classes Q and V. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed within QML-38535 have submitted a certificate of compliance (see A.3.6 herein) to DSCC-VA and have agreed to this drawing.

<b>STANDARD MICROCIRCUIT DRAWING</b>  DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>		<b>5962-87552</b>
		REVISION LEVEL J	SHEET <b>24</b>




APPENDIX A  
APPENDIX A FORMS A PART OF SMD 5962-87552

Die physical dimensions.

Die size: 2408 x 2250  $\mu\text{m}$   
Die thickness: 285  $\pm$ 25  $\mu\text{m}$

Die bonding pad locations and electrical functions.



Pad size: Pad numbers 1 to 9 and 11 to 19: 100 x 100  $\mu\text{m}$   
Pad numbers 10 (GND) and 20 ( $V_{CC}$ ): 100 x 280  $\mu\text{m}$

NOTE: Pad numbers reflect terminal numbers when placed in case outline X (see figure 1).

FIGURE A-1

<b>STANDARD MICROCIRCUIT DRAWING</b> DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>	<b>5962-87552</b>
	REVISION LEVEL J	SHEET <b>25</b>

APPENDIX A  
APPENDIX A FORMS A PART OF SMD 5962-87552

Interface materials.

Top metallization:           Al Si Cu           0.85  $\mu\text{m}$   
 Backside metallization:       None  
 Glassivation.  
     Type:                    P. Vapox + Nitride  
     Thickness:               0.5  $\mu\text{m}$  – 0.7  $\mu\text{m}$   
 Substrate:                    Silicon

Assembly related information.

Substrate potential:           Floating or tied to GND  
 Special assembly instructions: Bond pad #20 ( $V_{CC}$ ) first

FIGURE A-1 – Continued.

<b>STANDARD MICROCIRCUIT DRAWING</b> DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43218-3990	SIZE <b>A</b>	<b>5962-87552</b>
	REVISION LEVEL J	SHEET <b>26</b>

## STANDARD MICROCIRCUIT DRAWING BULLETIN

DATE: 07-06-21

Approved sources of supply for SMD 5962-87552 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This information bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535. DSCC maintains an online database of all current sources of supply at <http://www.dscclia.mil/Programs/Smcr/>.

Standard microcircuit drawing PIN <u>1/</u>	Vendor CAGE number	Vendor similar PIN <u>2/</u>
5962-8755201RA	01295 0C7V7	SNJ54AC244J 54AC244DMQB
5962-8755201SA	01295 0C7V7	SNJ54AC244W 54AC244FMQB
5962-87552012A	01295 0C7V7	SNJ54AC244FK 54AC244LMQB
5962-8755201ZA	0C7V7	54AC244WG-QML
5962-8755201VRA	01295	SNV54AC244J
5962-8755201VSA	01295	SNV54AC244W
5962-8755201XA	<u>3/</u>	54AC244K02Q
5962-8755201XC	<u>3/</u>	54AC244K01Q
5962-8755201VXA	<u>3/</u>	54AC244K02V
5962-8755201VXC	<u>3/</u>	54AC244K01V
5962F8755201XA	F8859	RHFAC244K02Q
5962F8755201XC	F8859	RHFAC244K01Q
5962F8755201VXC	F8859	RHFAC244K01V
5962F8755201VXA	F8859	RHFAC244K02V
5962F8755201RA	F8859	RHFAC244D04Q
5962F8755201RC	F8859	RHFAC244D03Q
5962F8755201VRA	F8859	RHFAC244D04V
5962F8755201VRC	F8859	RHFAC244D03V
5962F8755201V9A	F8859	AC244DIE2V
5962-8755202JA	<u>3/</u>	54AC11244
5962-8755202KA	<u>3/</u>	54AC11244
5962-8755202LA	<u>3/</u>	54AC11244
5962-87552023A	<u>3/</u>	54AC11244

- 1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed, contact the Vendor to determine its availability.
- 2/ **Caution.** Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.
- 3/ No longer available from an approved source of supply.

STANDARD MICROCIRCUIT DRAWING BULLETIN – Continued.

<u>Vendor CAGE number</u>	<u>Vendor name and address</u>
F8859	ST Microelectronics 3 rue de Suisse CS 60816 35208 RENNES cedex2 - FRANCE
01295	Texas Instruments Incorporated Semiconductor Group 8505 Forest Ln. P.O. Box 660199 Dallas, TX 75243 Point of contact: U.S. Highway 75 South P.O. Box 84, M/S 853 Sherman, TX 75090-9493
0C7V7	QP Semiconductor 2945 Oakmead Village Court Santa Clara, CA 95051

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.