

# **Si53358/4/2 Data Sheet**

# 8/4/2-Output Clock Buffer

The Si53358/54/52 universal and pin-selectable format devices are the industry's highest performance and lowest power automotive grade fanout buffers. The Si53358, Si53354, and Si53352 source eight, four, and two differential clock outputs, respectively. These devices feature typical 120 fs additive phase jitter characteristics, operating over a frequency range of 10-250 MHz. Built-in LDOs deliver high PSNR performance and reduce the need for external components, simplifying low-jitter clock distribution in noisy environments.

The Si5335x family are available in both pin selectable input/output format versions as well as fully customizable versions where input/output formats and input hardware pins can be defined using ClockBuilder Pro to match exact system requirements. Using ClockBuilder Pro, users can define the signal format on each output individually, enable a 2:1 input mux, define input/output voltage translation. In addition to those features, an LOS monitor of input clocks can be enabled.

### Applications:

- Infotainment
- ADAS ECU

- Radar Sensors
- LiDar Sensors

#### **KEY FEATURES**

- 8/4/2-outputs
- Loss of signal (LOS) monitors for loss of input clock
- Automotive grade 2: -40 to +105 °C
- 10 250 MHz frequency range
- Fully customizable configurations using ClockBuilder Pro
- Excellent additive jitter performance
  - 120 fs RMS, 156.25 MHz
- Individual hardware control pins for Output Enable
- · Optional dual input capability with MUX
- 1.8-3.3 V power supply
- Pb-free, RoHS-6 compliant

# **Table of Contents**

1.	Features List		•		•	•	•	•	•	•	•	•	•	•	. 3
2.	Ordering Guide														. 4
3.	Functional Description														. 5
	3.1 Functional Block Diagrams														. 5 . 6 . 6 . 7 . 8 . 11 .11
	3.2.5 Termination for HCSL Outputs														
	3.4 Universal Hardware Input Pins (Si53352BDxxxxx-AN Si53358BDxxxxx-AM)														
	Power Supply Filtering Recommendations														
5.	Electrical Specifications			-							 	 •	•		14
6.	Pin Descriptions					-									22
	6.1 Si53358A-D01AM Pin Descriptions (40-QFN)						-								.22
	6.2 Si53358BDxxxxx-AM Pin Descriptions (40-QFN) .						-	-							.25
	6.3 Si53354A-D01AM Pin Descriptions (40-QFN)														.28
	6.4 Si53354BDxxxxxx-AM Pin Descriptions (40-QFN) .														.31
	6.5 Si53352A-D01AM Pin Descriptions (32-QFN)						-								.34
	6.6 Si53352BDxxxxx-AM Pin Descriptions (32-QFN) .														.36
7.	Package Outline														39
		•													
	_														
	7.1 6x6 mm 40-QFN Package Diagram														.39
8.	7.1 6x6 mm 40-QFN Package Diagram														.39 .41
8.	7.1 6x6 mm 40-QFN Package Diagram														.39 .41 <b>.43</b>
8.	7.1 6x6 mm 40-QFN Package Diagram								•						.39 .41 <b>.43</b>
	7.1 6x6 mm 40-QFN Package Diagram				 			· .			 	 			.39 .41 .43 .43
9.	7.1 6x6 mm 40-QFN Package Diagram				 						 	 			.39 .41 .43 .43 .45

### 1. Features List

- 8/4/2-outputs
- · Loss of signal (LOS) monitors for loss of input clock
- Automotive grade 2: -40 to +105 °C
- 10 250 MHz frequency range
- Fully customizable configurations using ClockBuilder Pro
- Excellent additive jitter performance
  - 120 fs RMS, 156.25 MHz
- · Individual hardware control pins for Output Enable
- · Optional dual input capability with MUX
- 1.8–3.3 V power supply
- Pb-free, RoHS-6 compliant

# 2. Ordering Guide

Input/Output Format Configuration	Number of Inputs	Number of Outputs	Part Number	Package Type	Temperature
	1	2	Si53352A-D01AM	32-pin QFN	
Pin-Selectable	1	4	Si53354A-D01AM	40-pin QFN	
	2	8	Si53358A-D01AM	40-pin QFN	-40 °C to +105 °C,
	1	2	Si53352BDxxxxx-AM	32-pin QFN	Automotive Grade 2
User-Defined (ClockBuilder Pro)	1	4	Si53354BDxxxxx-AM	40-pin QFN	
,	2	8	Si53358BDxxxxx-AM	40-pin QFN	

# Note:

- 1. For user-defined devices, the "xxxxx" suffix is generated by ClockBuilder Pro after a configuration file is created.
- 2. For tape and reel, add "R" to the end of the orderable part number.

# 3. Functional Description

# 3.1 Functional Block Diagrams

# 3.1.1 Si53352A-D01AM Functional Block Diagram




Figure 3.1. Si53352A-D01AM Functional Block Diagram

# 3.1.2 Si53354A-D01AM Functional Block Diagram




Figure 3.2. Si53354A-D01AM Functional Block Diagram

# 3.1.3 Si53358A-D01AM Functional Block Diagram




Figure 3.3. Si53358A-D01AM Functional Block Diagram

### 3.1.4 Si53352BDxxxxxx-AM Functional Block Diagram




Figure 3.4. Si533252BDxxxxx-AM Functional Block Diagram

# 3.1.5 Si53354BDxxxxx-AM Functional Block Diagram




Figure 3.5. Si53354BDxxxxx-AM Functional Block Diagram

# 3.1.6 Si53358BDxxxxx-AM Functional Block Diagram




Figure 3.6. Si53358BDxxxxx-AM Functional Block Diagram

#### 3.2 Output Signal Formats

The differential output swing and common mode voltage are compatible with a wide variety of signal formats including HCSL, LVDS, and LVPECL. In addition to supporting differential signals, any of the outputs can be configured as LVCMOS drivers, enabling the device to support both differential and single-ended clock outputs. Output formats can be defined in ClockBuilder Pro or via the serial interface.

Si53352A-D01AM, Si53354A-D01AM, and Si53358A-D01AM signal formats can be set using the pre-defined hardware input pins as follows:

Format_SEL0	Format_SEL1	Output Format
0	0	LVCMOS (in-phase, dual outputs)
0	1	LVPECL
1	0	LVDS
1	1	HCSL (100 Ω)

### 3.2.1 Differential Output Terminations

#### **LVDS Driver Termination**

For a general LVDS interface, the recommended value for the differential termination impedance ( $Z_T$ ) is between 90  $\Omega$  and 132  $\Omega$ . Select the actual value to match the differential impedance ( $Z_T$ ) of the transmission line. A typical point-to-point LVDS design uses a 100  $\Omega$  parallel resistor at the receiver and a 100  $\Omega$  differential transmission-line environment. To avoid any transmission-line reflection issues, surface mount the components and place them as close to the receiver as possible. The standard LVDS termination schematic as shown in Figure 3.7 Standard LVDS Termination on page 8 can be used with either type of output structure. Figure 3.8 Optional LVDS Termination on page 8, which can also be used with both output types, is an optional termination with center tap capacitance to help filter common mode noise. The capacitor value should be approximately 0.01 to 0.1  $\mu$ F. If using a non-standard termination, contact Silicon Labs to confirm if the output structure is current source or voltage source type. In addition, since these outputs are LVDS compatible, the input receiver's amplitude and common-mode input range should be verified for compatibility with the output.




Figure 3.7. Standard LVDS Termination




Figure 3.8. Optional LVDS Termination

#### **Termination for 3.3 V LVPECL Outputs**

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines. The differential outputs generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive  $50~\Omega$  transmission lines. Use matched impedance techniques to maximize operating frequency and minimize signal distortion. Figure 3.9~3.3~V LVPECL Output Termination, Option 1 on page 9 and Figure 3.10~3.3~V LVPECL Output Termination, Option 2 on page 9 show two different layouts. Other suitable clock layouts may exist, but it is recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.




Figure 3.9. 3.3 V LVPECL Output Termination, Option 1




Figure 3.10. 3.3 V LVPECL Output Termination, Option 2

### **Termination for 2.5 V LVPECL Outputs**

Figure 3.11 2.5 V LVPECL Termination Example, Option 1 on page 10 and Figure 3.12 2.5 V LVPECL Termination Example, Option 2 on page 10 show examples of termination for the 2.5 V LVPECL driver option. These terminations are equivalent to terminating 50  $\Omega$  to VDDO – 2 V. For VDDO = 2.5 V, the VDDO – 2 V is very close to ground level. The R3 in Figure 3.12 2.5 V LVPECL Termination Example, Option 2 on page 10 can be optionally eliminated using the termination shown in Figure 3.11 2.5 V LVPECL Termination Example, Option 1 on page 10.




Figure 3.11. 2.5 V LVPECL Termination Example, Option 1




Figure 3.12. 2.5 V LVPECL Termination Example, Option 2

#### 3.2.2 LVCMOS Output Terminations

LVCMOS outputs can be dc-coupled, as shown in the figure below.




Figure 3.13. LVCMOS Output Termination Example, Option 1

#### 3.2.3 LVCMOS Output Signal Swing

The signal swing (V<sub>OL</sub>/V<sub>OH</sub>) of the LVCMOS output drivers is set by the voltage on the VDDO pin for the respective bank.

#### 3.2.4 LVCMOS Output Polarity

When a driver is configured as an LVCMOS output, it generates a clock signal on both pins (OUTx and OUTxb). By default, the clock on the OUTxb pin is generated in phase with the clock on the OUTx pin.

#### 3.2.5 Termination for HCSL Outputs

The Si5335x HCSL driver features integrated termination resistors to simplify interfacing to an HCSL receiver.

Si53352A-D01AM, Si53354A-D01AM, Si53358A-D01AM feature HCSL drivers set to match 100  $\Omega$  impedance.

Si53352BDxxxxx-AM, Si53354BDxxxxx-AM, and Si53358BDxxxxx-AM feature programmable HCSL output drivers that can be set to match either 100  $\Omega$  or 85  $\Omega$  impedance in ClockBuilder Pro.




Figure 3.14. HCSL Internal Termination Mode

### 3.3 Output Enable/Disable

Output enable hardware pins provide a convenient method of disabling or enabling the output drivers. When the output enable pin is held high all designated outputs will be disabled. When held low, the designated outputs will be enabled.

Si53352A-D01AM, Si53354A-D01AM, Si53358A-D01AM have pre-defined output enable pins. Upon de-assertion of an OE pin, the corresponding output will be disabled within 2-6 clock cycles. Asserting an OE pin from disable to enable will take <20 µs for the output to have a clean clock. Output enabled/disabled for LVCMOS are done in pairs. Each differential buffer True and Compliment output can generate an LVCMOS clock and the OE pin associated with the True and Compliment output buffer will control the respective LVCMOS pair.

Users can opt to define universal hardware pins on Si53352BDxxxxx-AM, Si53354BDxxxxx-AM, and Si53358BDxxxxxx-AM as output enable for any output, or any combination of outputs. See Section 3.4 for more details.

#### 3.4 Universal Hardware Input Pins (Si53352BDxxxxx-AM, Si53354BDxxxxx-AM, and Si53358BDxxxxx-AM)

Universal hardware input pins are user-configurable control input pins that can have one or more of the functions listed below assigned to them using ClockBuilder Pro.

Universal hardware pins can be utilized for the following functions:

Description	Туре	Function
OE	Input	Output enable for one or more outputs.
Input SEL	Input	Selects between input sources, if 2 input clocks are defined.
LOS	Output	Loss of signal monitor

#### **Output Enable**

A universal hardware input pin can be defined to control output enable of a differential output, a bank of differential outputs, or as a global output enable pin controlling all outputs. Upon de-assertion of an OE pin, the corresponding output will be disabled within 2-6 clock cycles. Asserting an OE pin from disable to enable will take <20 µs for the output to have a clean clock.

### Input SEL

A universal hardware input pin can be defined to set the input source clock between the input clocks, if two input clock sources are defined. Upon switching the input clock source, the output will not be glitch free. It is intended for the user to set this pin to a known state before the system is powered up or have the receiver address any unintended output signals when switching to a different input source clock.

### Loss of Signal (LOS)

LOS is a feature that can be implemented during configuration file development using ClockBuilder Pro on a customized device. The LOS indicator is used to check for the presence of an input reference source (crystal or clock). Users can choose either active high or active low logic when the LOS pin is defined. LOS will assert when the reference source frequency drops below the minimum input frequency specifications noted in Table 5.3 Clock Input Specifications on page 15.

#### For Active High:

Poll the LOS pin to check for the presence of the currently selected input clock. In the event that a reference source is not present, the associated LOS pin will assume a logic high (LOS = 1) state. When a reference source is present at the associated input clock pin, the LOS pin will assume a logic low (LOS = 0) state.

#### For Active Low:

Poll the LOS pin to check for the presence of the currently selected input clock. In the event that a reference source is not present, the associated LOS pin will assume a logic low (LOS = 0) state. When a reference source is present at the associated input clock pin, the LOS pin will assume a logic high (LOS = 1) state.

# 4. Power Supply Filtering Recommendations

The Si5335x features internal LDOs on each power supply pin, providing excellent power supply noise rejection. As a guideline, each power supply pin should use a parallel combination of a 1 µf and a 0.1 µF bypass capacitor placed as close to the supply pin as possible.

### 5. Electrical Specifications

### **Table 5.1. Recommended Operating Conditions**

 $(V_{DD} = V_{DDA} = V_{DD})_{DIG} = V_{DD})_{XTAL} = 1.8 \text{ V to } 3.3 \text{ V } +5\% -5\%, V_{DDO} = 1.8 \text{ V } \pm5\%, 2.5 \text{ V } \pm5\%, \text{ or } 3.3 \text{ V } \pm5\%, T_{A} = -40 \text{ to } 105 \text{ °C})$ 

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
Ambient Temperature	T <sub>A</sub>		-40	25	105	°C
Junction Temperature	TJ <sub>MAX</sub>		_	_	125	°C
Core Supply Voltage	V <sub>DDA</sub> , V <sub>DD_DIG</sub> , V <sub>DD_xtal</sub>		1.71	_	3.46	V
Output Driver Supply Voltage	$V_{DDO}$		1.71	_	3.46	V

#### Note:

### Table 5.2. DC Characteristics


 $(V_{DD} = V_{DDA} = V_{DD\_DIG} = V_{DD\_XTAL} = 1.8 \text{ V to } 3.3 \text{ V } +5\% -5\%, V_{DDO} = 1.8 \text{ V } \pm 5\%, 2.5 \text{ V } \pm 5\%, \text{ or } 3.3 \text{ V } \pm 5\%, T_{A} = -40 \text{ to } 105 \text{ °C})$ 

Parameter	Symbol	Test Condition		Min	Тур	Max	Units
Core Supply Current	I <sub>DD</sub>			_	11	18	mA
Output Buffer Supply Current	I <sub>DDOx</sub>	LVPECL Output <sup>1</sup> @ 156.25 MHz		_	33	35	mA
Current		HCSL Output <sup>1</sup> @ 1	00 MHz	_	20	22	mA
		LVDS Output <sup>1</sup> @ 156.25 MHz		_	11	13	mA
	3.3 V VDDO LVCMOS <sup>2</sup> output @ 170 MHz		_	16	19	mA	
		2.5 V VDDO LVCMOS <sup>2</sup> output @ 170 MHz		_	9	11	mA
		1.8 VDDO LVCMOS <sup>2</sup> output @ 170 MHz		_	7.5	8.5	mA
Total Power Dissipation	P <sub>d</sub>	40-pin			260	670	mW
32-pin			_	80	215	mW	


#### Notes:

- 1. Differential outputs terminated into a 100  $\Omega$  load.
- 2. LVCMOS outputs measured into a 5 inch 50  $\Omega$  PCB trace with 4 pF load.

#### **Differential Output Test Configuration**



#### **LVCMOS Output Test Configuration**



3. Detailed power consumption for any configuration can be estimated using ClockBuilderPro when an evaluation board (EVB) is not available. All EVBs support detailed current measurements for any configuration.

<sup>1.</sup> All minimum and maximum specifications are guaranteed and apply across the recommended operating conditions. Typical values apply at nominal supply voltages and an operating temperature of 25 °C unless otherwise noted.

Table 5.3. Clock Input Specifications

 $(V_{DD} = V_{DDA} = V_{DD\_DIG} = V_{DD\_XTAL} = 1.8 \text{ V to } 3.3 \text{ V } +5\% -5\%, V_{DDO} = 1.8 \text{ V } \pm 5\%, 2.5 \text{ V } \pm 5\%, \text{ or } 3.3 \text{ V } \pm 5\%, T_A = -40 \text{ to } 105 \text{ °C})$ 

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
Input Clock (AC-coupled Di	ifferential Input Clock	on CLKIN_2/CLKIN_2# or CL	KIN_3/CLKIN_	_3#)		
Frequency	F <sub>IN</sub>	Differential	10	_	250	MHz
Voltage Swing	V <sub>PP_DIFF</sub> <sup>3</sup>	Differential AC-coupled < 250 MHz	0.5	_	1.8	V <sub>PP_diff</sub>
Slew Rate	SR/SF	20-80%	0.75	_	_	V/ns
Duty Cycle	DC		40	_	60	%
Input Impedance	R <sub>IN</sub>		10	_	_	kΩ
Input Capacitance	C <sub>IN</sub>		2	3.5	6	pF
Input Clock (AC-coupled LV	VCMOS Input Clock or	n CLKIN_2 or CLKIN_3)				
Frequency	F <sub>IN</sub>		10	_	170	MHz
Input High Voltage	V <sub>IH</sub>		0.8 × V <sub>DD</sub>	_	_	V
Input Low Voltage	V <sub>IL</sub>		_	_	0.2 × V <sub>DD</sub>	V
Slew Rate <sup>1,2</sup>	SR/SF	20-80%	0.75	_	_	V/ns
Duty Cycle	DC		40	_	60	%
Input Capacitance	C <sub>IN</sub>		2	3.5	6	pF
						I

#### Notes:

- 1. Imposed for jitter performance.
- 2. Rise and fall times can be estimated using the following simplified equation:  $tr/tf_{80-20} = ((0.8 0.2) * V_{IN\_Vpp\_se}) / SR$ .
- $3.V_{PP\_DIFF} = 2 \times V_{PP\_SINGLE-ENDED}$

Table 5.4. Control Pins

 $(V_{DD} = V_{DDA} = V_{DD\_DIG} = V_{DD\_XTAL} = 1.8 \text{ V to } 3.3 \text{ V } +5\%, \text{ or } 3.3 \text{ V } \pm5\%, \text{ T}_{A} = -40 \text{ to } 105 \text{ °C})$ 

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
Si5332 Control Input Pins (Inputx)						
Input Voltage	V <sub>IL</sub>		-0.1	_	0.3 × VDD <sup>1</sup>	V
	V <sub>IH</sub>		0.7 × VDD <sup>1</sup>	_	1.1 × V <sub>DD</sub>	V
Input Capacitance	C <sub>IN</sub>		_	_	4	pF
Pull-up/down Resistance	R <sub>IN</sub>		_	50	_	kΩ

### Note:

 $1.\,V_{DD}\,\text{indicates all core voltages}\,\,V_{DD\_DIG},\,V_{DDA},\,\text{and}\,\,V_{DD\_XTAL}\,\,\text{which are required to all be using same nominal voltage}.$ 

# **Table 5.5. Differential Clock Output Specifications**


 $(V_{DD} = V_{DDA} = V_{DD\_DIG} = V_{DD\_XTAL} = 1.8 \text{ V to } 3.3 \text{ V } +5\% / -5\%, V_{DDO} = 1.8 \text{ V } \pm 5\%, 2.5 \text{ V } \pm 5\%, \text{ or } 3.3 \text{ V } \pm 5\%, T_A = -40 \text{ to } 105 \text{ °C})$ 

Parameter	Symbol	Test Con	dition	Min	Тур	Max	Units
Duty Cycle	DC			48	_	52	%
Output-Output Skew	T <sub>SK</sub>	Within the sa	me bank	_	_	30	ps
		Across b	anks	_	_	80	ps
Output Voltage Swing	V <sub>SEPP</sub>	LVPECL		0.6	0.75	0.85	$V_{PP}$
		LVDS	1.8/2.5/3.3 V	0.3	0.375	0.45	$V_{PP}$
		HCSL		0.7	0.8	0.9	$V_{PP}$
Common Mode Voltage	V <sub>CM</sub>	LVPECL		_	VDDO-1.4	_	V
		LVDS	2.5/3.3 V	1.125	1.2	1.275	V
		LVDS	1.8 V	0.75	0.8	0.85	V
		HCSL		0.35	0.4	0.45	V
HCSL Edge Rate	Edgr	Notes 12,	14,18	1	_	4.5	V/ns
HCSL Delta Tr	D <sub>tr</sub>	Notes 14,	11.47.40		_	155	ps
HCSL Delta Tf	D <sub>tf</sub>	Notes 14,	Notes 14, 17, 18 —  Notes 14, 17, 18 —		_	155	ps
HCSL Vcross Abs	V <sub>xa</sub>	Notes 11,13	3, 14, 17	250	_	550	mV
HCSL Delta Vcross	D <sub>vcrs</sub>	Notes 14, 17		_	_	140	mV
HCSL Vovs	V <sub>ovs</sub>	Notes 14, 17		_	_	V <sub>HIGH</sub> +300	mV
HCSL Vuds	V <sub>uds</sub>	Notes 14, 17		_	_	V <sub>LOW</sub> -300	mV
HCSL Vrng	V <sub>rng</sub>	Notes 14, 17		V <sub>HIGH</sub> -200	_	V <sub>LOW</sub> +200	mV
Rise and Fall Times	t <sub>R</sub> /t <sub>F</sub>	LVDS (fast mode)	3.3 V or 2.5 V	150	200	350	ps
(20% to 80%)		LVDS (slow mode)	3.3 V or 2.5 V	350	530	620	ps
			1.8 V	150	225	350	ps
Rise and Fall Times	t <sub>R</sub> /t <sub>F</sub>	LVPE	CL	150	_	320	ps
(20% to 80%)		HCS	L	_	_	420	ps

Parameter	Symbol	Test Condition	Min	Tvp	Max	Units
				7 F		

#### Notes:

- 1. For best jitter performance, keep the midpoint differential input slew rate faster than 0.3 V/ns.
- 2. Not in PLL bypass mode.
- 3. For best jitter performance, keep the midpoint input single ended slew rate faster than 1 V/ns.
- 4. On chip termination resistance can be programmed on (100  $\Omega$ ) or off (high impedance).
- 5. Not including R divider.
- 6. Input capacitance on crystal pins targets 23 pf each plus 1 pf external trace capacitance to provide 12 pf series equivalent crystal load capacitance.
- 7. Measured at crossing point where the instantaneous voltage value of the rising edge of CLK equals the falling edge of CLK#.
- 8. Measure taken from differential waveform on a component test board. The edge (slew) rate is measured from -150 mV to +150 mV on the differential waveform. Scope is set to average because the scope sample clock is making most of the dynamic wiggles along the clock edge Only valid for Rising clock and Falling Clock#. Signal must be monotonic through the Vol to Voh region for Trise and Tfall.
- 9. This measurement refers to the total variation from the lowest crossing point to the highest, regardless of which edge is crossing.
- 10. Test configuration is Rs = 33.2  $\Omega$ , Rp = 49.9, 2 pF.
- 11. Vcross(rel) Min and Max are derived using the following, Vcross(rel) Min = 0.250 + 0.5 (Vhavg 0.700), Vcross(rel) Max = 0.550 0.5 (0.700 Vhavg).
- 12. Measurement taken from Single Ended waveform.
- 13. Measurement taken from differential waveform VLow Math function.
- 14. Overshoot is defined as the absolute value of the maximum voltage.
- 15. Undershoot is defined as the absolute value of the minimum voltage.
- 16. The crossing point must meet the absolute and relative crossing point specifications simultaneously.
- 17. ΔVcross is defined as the total variation of all crossing voltages of Rising CLOCK and Falling CLOCK#. This is the maximum allowed variance in Vcross for any particular system.
- 18. Measured with oscilloscope, averaging off, using min max statistics. Variation is the delta between min and max.



- 19. LVDS swing levels for 50  $\Omega$  transmission lines.
- 20. Max frequency is 250 MHz.

### **Table 5.6. LVCMOS Clock Output Specifications**

 $(V_{DD} = V_{DDA} = V_{DD\_DIG} = V_{DD\_XTAL} = 1.8 \text{ V to } 3.3 \text{ V } +5\% -5\%, V_{DDO} = 1.8 \text{ V } \pm 5\%, 2.5 \text{ V } \pm 5\%, \text{ or } 3.3 \text{ V } \pm 5\%, T_A = -40 \text{ to } 105 \text{ °C})$ 

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
Frequency	fout	1.8-3.3 V CMOS	5	_	170	MHz
		1.5 V CMOS	5	_	133.33	MHz
Rise/Fall Time, 3.3 V (20-80%)	t <sub>R</sub> /t <sub>F</sub>	50 Ω impedance, 5" trace, CL = 4 pf	_	0.5	0.8	ns
Rise/Fall Time, 2.5 V (20-80%)	t <sub>R</sub> /t <sub>F</sub>	50 Ω impedance, 5" trace CL = 4 pf	_	0.6	0.95	ns
Rise/Fall Time, 1.8 V (20-80%)	t <sub>R</sub> /t <sub>F</sub>	50 Ω impedance, 5" trace CL = 4 pf	_	0.75	1.3	ns
Rise/Fall Time, 1.5 V (20-80%)	t <sub>R</sub> /t <sub>F</sub>	50 Ω impedance, 5" trace CL = 4 pf	_	0.9	1.3	ns
CMOS Output Resistance		3.3 V	_	46	_	Ω
(Single Strength)		2.5 V	_	48	_	Ω
		1.8 V	_	53	_	Ω
		1.5 V	_	58	_	Ω
CMOS Output Resistance		3.3 V	_	23	_	Ω
(Double Strength)		2.5 V	_	24	_	Ω
		1.8 V	_	27	_	Ω
		1.5 V	_	29	_	Ω
CMOS Output Voltage	V <sub>OH</sub>	–4 mA load	VDDO-0.3	_	_	V
	V <sub>OL</sub>	4 mA load	_	_	0.3	V
Duty Cycle	DC	XO and PLL mode	45	_	55	%

### **Table 5.7. Performance Characteristics**

 $(V_{DD} = V_{DDA} = V_{DD\_DIG} = V_{DD\_XTAL} = 1.8 \text{ V to } 3.3 \text{ V } +5\% / -5\%, V_{DDO} = 1.8 \text{ V } \pm 5\%, 2.5 \text{ V } \pm 5\%, \text{ or } 3.3 \text{ V } \pm 5\%, T_A = -40 \text{ to } 105 \text{ °C})$ 

Parameter	Symbol	Test Condition	Min	Тур	Max	Units
Power Ramp	t <sub>VDD</sub>	0 V to V <sub>DDmin</sub>	0.1	_	10	ms
Clock Stabilization from Power-up	t <sub>STABLE</sub>	Time for clock outputs to appear after POR	_	15	25	ms

### Table 5.8. Additive Jitter Performance Specifications

 $(V_{DD} = V_{DDA} = V_{DD\_DIG} = V_{DD\_XTAL} = 1.8 \text{ V to } 3.3 \text{ V } +5\% -5\%, V_{DDO} = 1.8 \text{ V } \pm 5\%, 2.5 \text{ V } \pm 5\%, \text{ or } 3.3 \text{ V } \pm 5\%, T_A = -40 \text{ to } 105 \text{ °C})$ 

Parameter	Symbol	Test Condition	Тур	Max	Units
Additive Phase Jitter		156.25 MHz, 12 kHz-20 MHz <sup>1</sup> , LVDS (slow mode)	130 (LVDS slow)	170	fs RMS
		156.25 MHz, 12 kHz-20 MHz, LVDS (fast mode)	120	150	fs RMS
		156.25 MHz, 12 kHz-20 MHz, LVPECL <sup>1</sup>	110	140	fs RMS
		156.25 MHz, 12 kHz-20 MHz, HCSL <sup>1</sup>	120	150	fs RMS
PCIe Gen3/4 Additive Phase Jitter		100 MHz HCSL in- put/outputs Includes PLL BW 2– 4 MHz, CDR = 10 MHz <sup>2, 3, 4, 5</sup>	54	64	fs RMS
PCIe Gen5 Additive Phase Jitter		100 MHz HCSL in- put/outputs Includes PLL BW 500 kHz - 1.8 MHz, CDR = 20 MHz <sup>2, 3, 4,</sup>	21	27	fs RMS

#### Note:

- 1. Measured with differential input on CLKIN\_2, bypassing the PLL to any output.
- 2. Silicon Labs PCIe Clock Jitter Tool is used to obtain measurements for additive phase jitter. Additive Phase Jitter = sqrt(output jitter<sup>2</sup> - input jitter<sup>2</sup>). Input used is 100 MHz from Si5340.
- 3. Measurements on 100 MHz output use the template file in the PCIe Clock Jitter Tool.
- 4. For complete PCIe specifications, visit www.pcisig.com.
- 5. Input clock slew rate of 3.0 V/ns used for jitter measurements.

**Table 5.9. Thermal Characteristics** 

Parameter	Symbol	Test Condition <sup>1</sup>	Value	Units
Si53258 — 40 QFN				
		Still Air	23.1	
Thermal Resistance, Junction to Ambient	$\theta_{JA}$	Air Flow 1 m/s	17.5	
		Air Flow 2 m/s	16.5	
Thermal Resistance, Junction to Case	θ <sub>JC</sub>		13.4	°C/W
Thermal Desistance, Junetion to Board	$\theta_{JB}$		8.7	
Thermal Resistance, Junction to Board	ΨЈВ		8.4	
Thermal Resistance, Junction to Top Center	Ψлт		0.3	
Si53254 — 32 QFN				
		Still Air	28.4	
Thermal Resistance, Junction to Ambient	$\theta_{JA}$	Air Flow 1 m/s	24	
		Air Flow 2 m/s	23	
Thermal Resistance, Junction to Case	θ <sub>JC</sub>		15.9	°C/W
Thermal Desistance, Junetion to Board	$\theta_{JB}$		11.5	
Thermal Resistance, Junction to Board	ΨЈВ		11.2	
Thermal Resistance, Junction to Top Center	ΨЈТ		0.4	

<sup>1.</sup> Based on JEDEC standard 4-layer PCB.

Table 5.10. Absolute Maximum Ratings<sup>1,2,3</sup>

Parameter	Symbol	Test Condition	Value	Units
Storage Temperature Range	T <sub>STG</sub>		-55 to +150	°C
	$V_{DD}$		-0.5 to 3.8	V
DC Cumply Vallage	$V_{DDA}$		-0.5 to 3.8	V
DC Supply Voltage	VDD <sub>xtal</sub>		-0.5 to 3.8	V
	$V_{DDO}$		-0.5 to 3.8	V
Input Voltage Range	VI	XIN/XOUT	-0.3 to 1.3	V
Latch-up Tolerance	LU		JESD78 Com	pliant
ESD Tolerance	НВМ	100 pF, 1.5 kΩ	2.0	kV
Junction Temperature	T <sub>JCT</sub>		-55 to 125	°C
Soldering Temperature	T <sub>PEAK</sub>		260	°C
Soldering Temperature Time at T <sub>PEAK</sub>	T <sub>P</sub>		20 to 40	sec

### Notes:

- 1. Permanent device damage may occur if the absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as specified in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- 2. For more packaging information, go to www.silabs.com/support/quality/pages/RoHSInformation.aspx.
- 3. The device is compliant with JEDEC J-STD-020.

# 6. Pin Descriptions

# 6.1 Si53358A-D01AM Pin Descriptions (40-QFN)




Figure 6.1. Si53358A-D01AM 40-QFN

Table 6.1. Si53358A-D01-AM Pin Descriptions (40-QFN)

Pin Number	Pin Name	Pin Type	Function
1	VDD_DIG	Р	Voltage supply for digital functions. Connect to 1.8–3.3 V. Part of internal core VDD voltage. Must be connected to same voltage as VDDA and VDD.
2	CLKIN_1	I	Clock input 1. These pins accept both differential and single-ended clock
3	CLKIN_1b	I	signals. Refer to Section 3.4 Universal Hardware Input Pins - Input_SEL for input termination options. These pins are high-impedance and must be terminated externally. If both the CLKIN_1and CLKIN_1b inputs are unused and powered down, then both inputs can be left floating. ClockBuilder Pro will power down an input that is set as "Unused".
4	VDD	Р	Voltage supply. Connect to 1.8–3.3 V. Part of internal core VDD voltage. Must be connected to same voltage as VDDA and VDD_DIG.
5	NC	_	Do not connect these pins to anything.
6	NC	_	Do not connect these pins to anything.
7	CLKIN_2	1	Clock input 2. These pins accept both differential and single-ended clock
8	CLKIN_2b	I	signals. Refer to Section 3.4 Universal Hardware Input Pins - Input_SEL for input termination options. These pins are high-impedance and must be terminated externally. If both the CLKIN_1and CLKIN_1b inputs are unused and powered down, then both inputs can be left floating. ClockBuilder Pro will power down an input that is set as "Unused".
9	VDDA	Р	Core Supply Voltage. Connect to 1.8–3.3 V.
9	VDDA	Г	Must be connected to same voltage as VDD_DIG and VDD.
10	Format_SEL0	I	Output clock format selection pin. Used in conjunction with Pin 19. Reference Section 3.2 Output Signal Formats.
11	GND	Р	Connect these pins to ground.
12	GND	Р	Connect these pins to ground.
13	OUT0b	0	Output Clock
14	OUT0	0	These output clocks support a programmable signal swing and common mode voltage. Termination recommendations are provided in Section 3.2 Output Signal Formats. Unused outputs should be left unconnected
			Supply Voltage (1.8–3.3 V) for OUT0
15	VDDO0	Р	Leave VDDOx pins of unused output drivers unconnected. An alternate option is to connect the VDDOx pin to a power supply and disable the output driver to minimize current consumption.
16	OUT1b	0	Output Clock
17	OUT1	0	These output clocks support a programmable signal swing and common mode voltage. Termination recommendations are provided in Section 3.2 Output Signal Formats. Unused outputs should be left unconnected
			Supply Voltage (1.8–3.3 V) for OUT1
18	VDDO1	Р	Leave VDDOx pins of unused output drivers unconnected. An alternate option is to connect the VDDOx pin to a power supply and disable the output driver to minimize current consumption.
19	Format_SEL1	ı	Output clock format selection pin. Used in conjunction with Pin 10. Reference Section 3.2 Output Signal Formats.

Pin Number	Pin Name	Pin Type	Function
			Input clock selection pin.
20	Input_SEL	I	0 = CLKIN_1/CLKIN_1b
			1 = CLKIN_2/CLKIN_2b
21	OUT2b	0	Output Clock
22	OUT2	0	These output clocks support a programmable signal swing and common mode voltage. Termination recommendations are provided in Section 3.2 Output Signal Formats. Unused outputs should be left unconnected
23	OUT3b	0	Output Clock
24	OUT3	0	These output clocks support a programmable signal swing and common mode voltage. Termination recommendations are provided in Section 3.2 Output Signal Formats. Unused outputs should be left unconnected
			Supply Voltage (1.8–3.3 V) for OUT2 and OUT3
25	VDDO2	Р	Leave VDDOx pins of unused output drivers unconnected. An alternate option is to connect the VDDOx pin to a power supply and disable the output driver to minimize current consumption.
26	OUT4b	0	Output Clock
27	OUT4	0	These output clocks support a programmable signal swing and common mode voltage. Termination recommendations are provided in Section 3.2 Output Signal Formats. Unused outputs should be left unconnected
			Supply Voltage (1.8–3.3 V) for OUT4 and OUT5
28	VDDO3	Р	Leave VDDOx pins of unused output drivers unconnected. An alternate option is to connect the VDDOx pin to a power supply and disable the output driver to minimize current consumption.
29	OUT5b	0	Output Clock
30	OUT5	0	These output clocks support a programmable signal swing and common mode voltage. Termination recommendations are provided in Section 3.2 Output Signal Formats. Unused outputs should be left unconnected
			Output enable pin for OUT0 and OUT1. Default low.
31	OEb_OUT[1:0]	I	Low = output disabled
			High = output enabled
			Output enable pin for OUT2 and OUT3. Default low.
32	OEb_OUT[3:2]	I	Low = output disabled
			High = output enabled
			Supply Voltage (1.8–3.3 V) for OUT6
33	VDDO4	Р	Leave VDDOx pins of unused output drivers unconnected. An alternate option is to connect the VDDOx pin to a power supply and disable the output driver to minimize current consumption.
34	OUT6b	0	Output Clock
35	OUT6	0	These output clocks support a programmable signal swing and common mode voltage. Termination recommendations are provided in Section 3.2 Output Signal Formats. Unused outputs should be left unconnected

Pin Number	Pin Name	Pin Type	Function
			Output enable pin for OUT5 and OUT5. Default low.
36	OEb_OUT[5:4]	1	Low = output disabled
			High = output enabled
			Output enable pin for OUT6 and OUT7. Default low.
37	OEb_OUT[7:6]	1	Low = output disabled
			High = output enabled
38	OUT7b	0	Output Clock
39	OUT7	0	These output clocks support a programmable signal swing and common mode voltage. Termination recommendations are provided in Section 3.2 Output Signal Formats. Unused outputs should be left unconnected
			Supply Voltage (1.8–3.3 V) for OUT7
40	VDDO5	Р	Leave VDDOx pins of unused output drivers unconnected. An alternate option is to connect the VDDOx pin to a power supply and disable the output driver to minimize current consumption.
			Ground Pad
41	Ground	GND	This pad provides electrical and thermal connection to ground and must be connected for proper operation.

# 6.2 Si53358BDxxxxx-AM Pin Descriptions (40-QFN)




Figure 6.2. Si53358Bxxxxx-AM 40-QFN

Table 6.2. Si53358BDxxxxx-AM Pin Descriptions (40-QFN)

Pin Number	Pin Name	Pin Type	Function
1	VDD_DIG	Р	Voltage supply for digital functions. Connect to 1.8–3.3 V. Part of internal core VDD voltage. Must be connected to same voltage as VDDA and VDD.
2	CLKIN_1	I	Clock input 1. These pins accept both differential and single-ended clock
3	CLKIN_1b	I	signals. Refer to Section 3.4 Universal Hardware Input Pins - Input_SEL for input termination options. These pins are high-impedance and must be terminated externally. If both the CLKIN_1and CLKIN_1b inputs are unused and powered down, then both inputs can be left floating. ClockBuilder Pro will power down an input that is set as "Unused".
4	VDD	Р	Voltage supply. Connect to 1.8–3.3 V. Part of internal core VDD voltage. Must be connected to same voltage as VDDA and VDD_DIG.
5	NC	_	
6	NC	_	Do not connect these pins to anything.
7	CLKIN_2	1	Clock input 2. These pins accept both differential and single-ended clock
8	CLKIN_2b	I	signals. Refer to Section 3.4 Universal Hardware Input Pins - Input_SEL for input termination options. These pins are high-impedance and must be terminated externally. If both the CLKIN_1and CLKIN_1b inputs are unused and powered down, then both inputs can be left floating. ClockBuilder Pro will power down an input that is set as "Unused".
0	9 VDDA	Р	Core Supply Voltage. Connect to 1.8–3.3 V.
9		F	Must be connected to same voltage as VDD_DIG and VDD_XTAL.
10	Input1	I	Universal HW Input pin. This hardware input pin is user definable through ClockBuilder Pro. Refer to Section 3.4 Universal Hardware Input Pins for a list of definitions that hardware input pins can be used for
11	GND	Р	
12	GND	Р	Connect these pins to ground.
13	OUT0b	0	Output Clock
14	OUT0	0	These output clocks support a programmable signal swing and common mode voltage. Termination recommendations are provided in Section 3.2 Output Signal Formats. Unused outputs should be left unconnected
			Supply Voltage (1.8–3.3 V) for OUT0
15	VDD00	Р	Leave VDDOx pins of unused output drivers unconnected. An alternate option is to connect the VDDOx pin to a power supply and disable the output driver to minimize current consumption.
16	OUT1b	0	Output Clock
17	OUT1	0	These output clocks support a programmable signal swing and common mode voltage. Termination recommendations are provided in Section 3.2 Output Signal Formats. Unused outputs should be left unconnected
			Supply Voltage (1.8–3.3 V) for OUT1
18	VDDO1	Р	Leave VDDOx pins of unused output drivers unconnected. An alternate option is to connect the VDDOx pin to a power supply and disable the output driver to minimize current consumption.
19	Input2	I	Universal HW Input pin. This hardware input pin is user definable through ClockBuilder Pro. Refer to Section 3.4 Universal Hardware Input Pins for a list of definitions that hardware input pins can be used for

Pin Number	Pin Name	Pin Type	Function
20	Input3	I	Universal HW Input pin. This hardware input pin is user definable through ClockBuilder Pro. Refer to Section 3.4 Universal Hardware Input Pins for a list of definitions that hardware input pins can be used for
21	OUT2b	0	Output Clock
22	OUT2	0	These output clocks support a programmable signal swing and common mode voltage. Termination recommendations are provided in Section 3.2 Output Signal Formats. Unused outputs should be left unconnected
23	OUT3b	0	Output Clock
24	OUT3	0	These output clocks support a programmable signal swing and common mode voltage. Termination recommendations are provided in Section 3.2 Output Signal Formats. Unused outputs should be left unconnected
			Supply Voltage (1.8–3.3 V) for OUT2 and OUT3
25	VDDO2	Р	Leave VDDOx pins of unused output drivers unconnected. An alternate option is to connect the VDDOx pin to a power supply and disable the output driver to minimize current consumption.
26	OUT4b	0	Output Clock
27	OUT4	0	These output clocks support a programmable signal swing and common mode voltage. Termination recommendations are provided in Section 3.2 Output Signal Formats. Unused outputs should be left unconnected
			Supply Voltage (1.8–3.3 V) for OUT4 and OUT5
28	VDDO3	Р	Leave VDDOx pins of unused output drivers unconnected. An alternate option is to connect the VDDOx pin to a power supply and disable the output driver to minimize current consumption.
29	OUT5b	0	Output Clock
30	OUT5	0	These output clocks support a programmable signal swing and common mode voltage. Termination recommendations are provided in Section 3.2 Output Signal Formats. Unused outputs should be left unconnected
31	Input4	I	Universal HW Input pin. This hardware input pin is user definable through ClockBuilder Pro. Refer to Section 3.4 Universal Hardware Input Pins for a list of definitions that hardware input pins can be used for
32	Input5	I	Universal HW Input pin. This hardware input pin is user definable through ClockBuilder Pro. Refer to Section 3.4 Universal Hardware Input Pins for a list of definitions that hardware input pins can be used for
			Supply Voltage (1.8–3.3 V) for OUT6
33	VDDO4	Р	Leave VDDOx pins of unused output drivers unconnected. An alternate option is to connect the VDDOx pin to a power supply and disable the output driver to minimize current consumption.
34	OUT6b	0	Output Clock
35	OUT6	0	These output clocks support a programmable signal swing and common mode voltage. Termination recommendations are provided in Section 3.2 Output Signal Formats. Unused outputs should be left unconnected
36	Input6	I	Universal HW Input pin. This hardware input pin is user definable through ClockBuilder Pro. Refer to Section 3.4 Universal Hardware Input Pins for a list of definitions that hardware input pins can be used for
37	Input7	I	Universal HW Input pin. This hardware input pin is user definable through ClockBuilder Pro. Refer to Section 3.4 Universal Hardware Input Pins for a list of definitions that hardware input pins can be used for

Pin Number	Pin Name	Pin Type	Function
38	OUT7b	0	Output Clock
39	OUT7	0	These output clocks support a programmable signal swing and common mode voltage. Termination recommendations are provided in Section 3.2 Output Signal Formats. Unused outputs should be left unconnected
40	VDDO5	Р	Supply Voltage (1.8–3.3 V) for OUT7  Leave VDDOx pins of unused output drivers unconnected. An alternate option is to connect the VDDOx pin to a power supply and disable the output driver to minimize current consumption.
41	Ground	GND	Ground Pad  This pad provides electrical and thermal connection to ground and must be connected for proper operation.

# 6.3 Si53354A-D01AM Pin Descriptions (40-QFN)




Figure 6.3. Si53354A-D01-AM 40-QFN

Table 6.3. Si53354A-D01AM Pin Descriptions (40-QFN)

Pin Number	Pin Name	Pin Type	Function
1	VDD_DIG	Р	Voltage supply for digital functions. Connect to 1.8–3.3 V. Part of internal core VDD voltage. Must be connected to same voltage as VDDA and VDD.
2	CLKIN_1	I	Clock input 1. These pins accept both differential and single-ended clock
3	CLKIN_1b	I	signals. Refer to Section 3.4 Universal Hardware Input Pins - Input_SEL for input termination options. These pins are high-impedance and must be terminated externally. If both the CLKIN_1and CLKIN_1b inputs are unused and powered down, then both inputs can be left floating. ClockBuilder Pro will power down an input that is set as "Unused".
4	VDD	Р	Voltage supply. Connect to 1.8–3.3 V. Part of internal core VDD voltage. Must be connected to same voltage as VDDA and VDD_DIG.
5	NC	_	Do not connect these pins to anything.
6	NC	_	Do not connect these pins to anything.
7	CLKIN_2	1	Clock input 2. These pins accept both differential and single-ended clock
8	CLKIN_2b	I	signals. Refer to Section 3.4 Universal Hardware Input Pins - Input_SEL for input termination options. These pins are high-impedance and must be terminated externally. If both the CLKIN_1and CLKIN_1b inputs are unused and powered down, then both inputs can be left floating. ClockBuilder Pro will power down an input that is set as "Unused".
9	VDDA	Р	Core Supply Voltage. Connect to 1.8–3.3 V.
9	VDDA	Г	Must be connected to same voltage as VDD_DIG and VDD.
10	Format_SEL0	I	Output clock format selection pin. Used in conjunction with Pin 19. Reference Section 3.2 Output Signal Formats.
11	GND	Р	Connect these pins to ground.
12	GND	Р	Connect these pins to ground.
13	OUT0b	0	Output Clock
14	OUT0	0	These output clocks support a programmable signal swing and common mode voltage. Termination recommendations are provided in Section 3.2 Output Signal Formats. Unused outputs should be left unconnected
			Supply Voltage (1.8–3.3 V) for OUT0
15	VDDO0	Р	Leave VDDOx pins of unused output drivers unconnected. An alternate option is to connect the VDDOx pin to a power supply and disable the output driver to minimize current consumption.
16	OUT1b	0	Output Clock
17	OUT1	0	These output clocks support a programmable signal swing and common mode voltage. Termination recommendations are provided in Section 3.2 Output Signal Formats. Unused outputs should be left unconnected
			Supply Voltage (1.8–3.3 V) for OUT1
18	VDDO1	Р	Leave VDDOx pins of unused output drivers unconnected. An alternate option is to connect the VDDOx pin to a power supply and disable the output driver to minimize current consumption.
19	Format_SEL1	ı	Output clock format selection pin. Used in conjunction with Pin 10. Reference Section 3.2 Output Signal Formats.

Pin Number	Pin Name	Pin Type	Function
			Input clock selection pin.
20	Input_SEL	I	0 = CLKIN_1/CLKIN_1b
			1 = CLKIN_2/CLKIN_2b
21	OUT2b	0	Output Clock
22	OUT2	0	These output clocks support a programmable signal swing and common mode voltage. Termination recommendations are provided in Section 3.2 Output Signal Formats. Unused outputs should be left unconnected
23	OUT3b	0	Output Clock
24	OUT3	0	These output clocks support a programmable signal swing and common mode voltage. Termination recommendations are provided in Section 3.2 Output Signal Formats. Unused outputs should be left unconnected
			Supply Voltage (1.8–3.3 V) for OUT2 and OUT3
25	VDDO2	Р	Leave VDDOx pins of unused output drivers unconnected. An alternate option is to connect the VDDOx pin to a power supply and disable the output driver to minimize current consumption.
26	NC	_	Do not connect these wine to anything
27	NC	_	Do not connect these pins to anything.
28	NC	_	Do not connect these pins to anything.
29	NC	_	Do not connect these pine to enything
30	NC	_	Do not connect these pins to anything.
			Output enable for OUT0
31	OEb_OUT0	1	0 = output disabled
			1 = output enabled
			Output enable for OUT1
32	OEb_OUT1	1	0 = output disabled
			1 = output enabled
33	NC	_	Do not connect these pins to anything.
34	NC		Do not connect these pins to anything.
35	NC		Do not connect these plus to anything.
			Output enable for OUT2
36	OEb_OUT2	1	0 = output disabled
			1 = output enabled
			Output enable for OUT3
37	OEb_OUT3	I	0 = output disabled
			1 = output enabled
38	NC	_	Do not connect these pine to anything
39	NC	_	Do not connect these pins to anything.
40	NC	_	Do not connect these pins to anything.

Pin Number	Pin Name	Pin Type	Function
41	Ground	GND	Ground Pad  This pad provides electrical and thermal connection to ground and must be connected for proper operation.

# 6.4 Si53354BDxxxxx-AM Pin Descriptions (40-QFN)




Figure 6.4. Si53354BDxxxxx-AM 40-QFN

Table 6.4. Si53354BDxxxxx-AM Pin Descriptions (40-QFN)

Pin Number	Pin Name	Pin Type	Function
1	VDD_DIG	Р	Voltage supply for digital functions. Connect to 1.8–3.3 V. Part of internal core VDD voltage. Must be connected to same voltage as VDDA and VDD.
2	CLKIN_1	I	Clock input 1. These pins accept both differential and single-ended clock
3	CLKIN_1b	I	signals. Refer to Section 3.4 Universal Hardware Input Pins - Input_SEL for input termination options. These pins are high-impedance and must be terminated externally. If both the CLKIN_1and CLKIN_1b inputs are unused and powered down, then both inputs can be left floating. ClockBuilder Pro will power down an input that is set as "Unused".
4	VDD	Р	Voltage supply. Connect to 1.8–3.3 V. Part of internal core VDD voltage. Must be connected to same voltage as VDDA and VDD_DIG.
5	NC	_	
6	NC	_	Do not connect these pins to anything.
7	CLKIN_2	1	Clock input 2. These pins accept both differential and single-ended clock
8	CLKIN_2b	I	signals. Refer to Section 3.4 Universal Hardware Input Pins - Input_SEL for input termination options. These pins are high-impedance and must be terminated externally. If both the CLKIN_1and CLKIN_1b inputs are unused and powered down, then both inputs can be left floating. ClockBuilder Pro will power down an input that is set as "Unused".
9	\/DDA	Р	Core Supply Voltage. Connect to 1.8–3.3 V.
9	VDDA	F	Must be connected to same voltage as VDD_DIG and VDD_XTAL.
10	Input1	I	Universal HW Input pin. This hardware input pin is user definable through ClockBuilder Pro. Refer to Section 3.4 Universal Hardware Input Pins for a list of definitions that hardware input pins can be used for
11	GND	Р	
12	GND	Р	Connect these pins to ground.
13	OUT0b	0	Output Clock
14	OUT0	0	These output clocks support a programmable signal swing and common mode voltage. Termination recommendations are provided in Section 3.2 Output Signal Formats. Unused outputs should be left unconnected
			Supply Voltage (1.8–3.3 V) for OUT0
15	VDD00	Р	Leave VDDOx pins of unused output drivers unconnected. An alternate option is to connect the VDDOx pin to a power supply and disable the output driver to minimize current consumption.
16	OUT1b	0	Output Clock
17	OUT1	0	These output clocks support a programmable signal swing and common mode voltage. Termination recommendations are provided in Section 3.2 Output Signal Formats. Unused outputs should be left unconnected
			Supply Voltage (1.8–3.3 V) for OUT1
18	VDDO1	Р	Leave VDDOx pins of unused output drivers unconnected. An alternate option is to connect the VDDOx pin to a power supply and disable the output driver to minimize current consumption.
19	Input2	I	Universal HW Input pin. This hardware input pin is user definable through ClockBuilder Pro. Refer to Section 3.4 Universal Hardware Input Pins for a list of definitions that hardware input pins can be used for

Pin Number	Pin Name	Pin Type	Function
20	Input3	I	Universal HW Input pin. This hardware input pin is user definable through ClockBuilder Pro. Refer to Section 3.4 Universal Hardware Input Pins for a list of definitions that hardware input pins can be used for
21	OUT2b	0	Output Clock
22	OUT2	0	These output clocks support a programmable signal swing and common mode voltage. Termination recommendations are provided in Section 3.2 Output Signal Formats. Unused outputs should be left unconnected
23	OUT3b	0	Output Clock
24	OUT3	0	These output clocks support a programmable signal swing and common mode voltage. Termination recommendations are provided in Section 3.2 Output Signal Formats. Unused outputs should be left unconnected
			Supply Voltage (1.8–3.3 V) for OUT2 and OUT3
25	VDDO2	Р	Leave VDDOx pins of unused output drivers unconnected. An alternate option is to connect the VDDOx pin to a power supply and disable the output driver to minimize current consumption.
26	NC	_	
27	NC	_	
28	NC	_	Do not connect these pins to anything.
29	NC	_	
30	NC	_	
31	Input4	I	Universal HW Input pin. This hardware input pin is user definable through ClockBuilder Pro. Refer to Section 3.4 Universal Hardware Input Pins for a list of definitions that hardware input pins can be used for
32	Input5	I	Universal HW Input pin. This hardware input pin is user definable through ClockBuilder Pro. Refer to Section 3.4 Universal Hardware Input Pins for a list of definitions that hardware input pins can be used for
33	NC		
34	NC	_	Do not connect these pins to anything.
35	NC	_	
36	Input6	I	Universal HW Input pin. This hardware input pin is user definable through ClockBuilder Pro. Refer to Section 3.4 Universal Hardware Input Pins for a list of definitions that hardware input pins can be used for
37	Input7	I	Universal HW Input pin. This hardware input pin is user definable through ClockBuilder Pro. Refer to Section 3.4 Universal Hardware Input Pins for a list of definitions that hardware input pins can be used for
38	NC	_	
39	NC	_	Do not connect these pins to anything.
40	NC	_	1
41	Ground	GND	Ground Pad  This pad provides electrical and thermal connection to ground and must be connected for proper operation.

# 6.5 Si53352A-D01AM Pin Descriptions (32-QFN)




Figure 6.5. Si53352A-D01AM 32-QFN

Table 6.5. Si53352A-D01AM Pin Descriptions, (32-QFN)

Pin Number	Pin Name	Pin Type	Function
1	VDD_DIG	Р	Voltage supply for digital functions. Connect to 1.8–3.3 V. Part of internal core VDD voltage. Must be connected to same voltage as VDDA.
2	CLKIN	I	Clock input. These pins accept both differential and single-ended clock sig-
3	CLKINb	I	nals. Refer to Section 3.4 Universal Hardware Input Pins - Input_SEL for input termination options. These pins are high-impedance and must be terminated externally. If both the CLKIN_1and CLKIN_1b inputs are unused and powered down, then both inputs can be left floating. ClockBuilder Pro will power down an input that is set as "Unused".
4	VDD	Р	Voltage supply. Connect to 1.8–3.3 V. Part of internal core VDD voltage. Must be connected to same voltage as VDDA and VDD_DIG.
5	NC	_	Do not connect these pins to anything.
6	NC	_	
7	VDDA	Р	Core Supply Voltage. Connect to 1.8–3.3 V. Must be connected to same voltage as VDD_DIG and VDD.
8	GND	Р	Connect these pins to ground.
9	GND	Р	
10	NC	_	Do not connect this pin to anything.

Pin Number	Pin Name	Pin Type	Function
11	OUT0b	0	Output Clock
12	OUT0	0	These output clocks support a programmable signal swing and common mode voltage. Termination recommendations are provided in Section 3.2 Output Signal Formats. Unused outputs should be left unconnected
			Supply Voltage (1.8–3.3 V) for OUT0
13	VDDO0	Р	Leave VDDOx pins of unused output drivers unconnected. An alternate option is to connect the VDDOx pin to a power supply and disable the output driver to minimize current consumption.
14	OUT1b	0	Output Clock
15	OUT1	0	These output clocks support a programmable signal swing and common mode voltage. Termination recommendations are provided in Section 3.2 Output Signal Formats. Unused outputs should be left unconnected
			Supply Voltage (1.8–3.3 V) for OUT1
16	VDDO1	Р	Leave VDDOx pins of unused output drivers unconnected. An alternate option is to connect the VDDOx pin to a power supply and disable the output driver to minimize current consumption.
17	Format_SEL0	I	Output clock format selection pin. Used in conjunction with Pin 17. Reference Section 3.2 Output Signal Formats.
18	NC	_	
19	NC	_	
20	NC	_	
21	NC	_	Do not connect these pins to anything.
22	NC	_	
23	NC	_	
24	Format_SEL1	I	Output clock format selection pin. Used in conjunction with Pin 8. Reference Section 3.2 Output Signal Formats.
25	NC		
26	NC	_	Do not connect these pins to anything.
27	NC	_	
			Output enable for OUT0
28	OEb_OUT0	I	0 = output disabled
			1 = output enabled
			Output enable for OUT1
29	OEb_OUT1	I	0 = output disabled
			1 = output enabled
30	NC	_	
31	NC	_	Do not connect these pins to anything.
32	NC	_	
			Ground Pad
33	Ground	GND	This pad provides electrical and thermal connection to ground and must be connected for proper operation.

# 6.6 Si53352BDxxxxx-AM Pin Descriptions (32-QFN)




Figure 6.6. Si53352A-Dxxxxx-AM 32-QFN

Table 6.6. Si53352BDxxxxx-AM Pin Descriptions, (32-QFN)

Pin Number	Pin Name	Pin Type	Function
1	VDD_DIG	Р	Voltage supply for digital functions. Connect to 1.8–3.3 V. Part of internal core VDD voltage. Must be connected to same voltage as VDDA.
2	CLKIN	I	Clock input. These pins accept both differential and single-ended clock sig-
3	CLKINb	I	nals. Refer to Section 3.4 Universal Hardware Input Pins - Input_SEL for input termination options. These pins are high-impedance and must be terminated externally. If both the CLKIN_1and CLKIN_1b inputs are unused and powered down, then both inputs can be left floating. ClockBuilder Pro will power down an input that is set as "Unused".
4	VDD	Р	Voltage supply. Connect to 1.8–3.3 V. Part of internal core VDD voltage. Must be connected to same voltage as VDDA and VDD_DIG.
5	NC	_	Do not connect these pins to anything.
6	NC	_	
7	VDDA	Р	Core Supply Voltage. Connect to 1.8–3.3 V. Must be connected to same voltage as VDD_DIG and VDD.
8	Input1	I	Universal HW Input pin. This hardware input pin is user definable through ClockBuilder Pro. Refer to Section 3.4 Universal Hardware Input Pins for a list of definitions that hardware input pins can be used for

Pin Number	Pin Name	Pin Type	Function	
9	GND	Р	Comment these wines to assumed	
10	GND	Р	Connect these pins to ground.	
11	OUT0b	0	Output Clock	
12	OUT0	0	These output clocks support a programmable signal swing and common mode voltage. Termination recommendations are provided in Section 3.2 Output Signal Formats. Unused outputs should be left unconnected	
			Supply Voltage (1.8–3.3 V) for OUT0	
13	VDD00	Р	Leave VDDOx pins of unused output drivers unconnected. An alternate option is to connect the VDDOx pin to a power supply and disable the output driver to minimize current consumption.	
14	OUT1b	0	Output Clock	
15	OUT1	0	These output clocks support a programmable signal swing and common mode voltage. Termination recommendations are provided in Section 3.2 Output Signal Formats. Unused outputs should be left unconnected	
			Supply Voltage (1.8–3.3 V) for OUT1	
16	VDDO1	Р	Leave VDDOx pins of unused output drivers unconnected. An alternate option is to connect the VDDOx pin to a power supply and disable the output driver to minimize current consumption.	
17	Input2	I	Universal HW Input pin. This hardware input pin is user definable through ClockBuilder Pro. Refer to Section 3.4 Universal Hardware Input Pins for a list of definitions that hardware input pins can be used for	
18	NC	_		
19	NC			
20	NC	_		
21	NC	_	Do not connect these pins to anything.	
22	NC			
23	NC	_		
24	Input3	I	Universal HW Input pin. This hardware input pin is user definable through ClockBuilder Pro. Refer to Section 3.4 Universal Hardware Input Pins for a list of definitions that hardware input pins can be used for	
25	NC	_		
26	NC	_	Do not connect these pins to anything.	
27	NC	_		
28	Input4	I	Universal HW Input pin. This hardware input pin is user definable through ClockBuilder Pro. Refer to Section 3.4 Universal Hardware Input Pins for a list of definitions that hardware input pins can be used for	
29	Input5	I	Universal HW Input pin. This hardware input pin is user definable through ClockBuilder Pro. Refer to Section 3.4 Universal Hardware Input Pins for a list of definitions that hardware input pins can be used for	
30	NC	_		
31	NC	_	Do not connect these pins to anything.	
32	NC			

Pin Number	Pin Name	Pin Type	Function
33	Ground	GND	Ground Pad  This pad provides electrical and thermal connection to ground and must be connected for proper operation.

# 7. Package Outline

## 7.1 6x6 mm 40-QFN Package Diagram

The figure below illustrates the package details for 40-QFN. The table below lists the values for the dimensions shown in the illustration.




Figure 7.1. 40-Pin Quad Flat No-Lead (QFN)

**Table 7.1. Package Dimensions** 

Dimension	Min	Nom	Max
Α	0.80	0.85	0.90
A1	0.00	0.02	0.05
b	0.18	0.25	0.30
D		6.00 BSC	
D2	4.35	4.50	4.65
е	0.50 BSC		
E	6.00 BSC		
E2	4.35	4.50	4.65
L	0.30	0.40	0.50
aaa	_	_	0.15
bbb	_	_	0.15
ccc	_	_	0.08
ddd	_	_	0.10
eee			0.05

Dimension Min Nom Max

### Notes:

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensions and Tolerances per ANSI Y14.5M-1994.
- 3. This drawing conforms to the JEDEC Solid State Outline MO-220.
- 4. Recommended card re-flow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

## 7.2 5x5 mm 32-QFN Package Diagram

The figure below illustrates the package details for 32-QFN option. The table below lists the values for the dimensions shown in the illustration.




Figure 7.2. 32-Pin Quad Flat No-Lead (QFN)

Table 7.2. Package Dimensions

Dimension	MIN	NOM	MAX
A	0.80	0.85	0.90
A1	0.00	0.02	0.05
A3		0.20 REF	
b	0.18	0.25	0.30
D/E	4.90	5.00	5.10
D2/E2	3.40	3.50	3.60
е	0.50 BSC		
L	0.30	0.40	0.50
К	0.20		
R	0.09		0.14
aaa	0.15		
bbb	0.10		
ccc		0.10	

Dimension	MIN	NOM	MAX
ddd		0.05	
eee		0.08	
fff		0.10	

## Notes:

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensions and Tolerances per ANSI Y14.5M-1994.
- 3. This drawing conforms to the JEDEC Solid State Outline MO-220, Variation VKKD-4.
- 4. Recommended card re-flow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

# 8. PCB Land Pattern

## 8.1 40-QFN Land Pattern




Figure 8.1. 40-QFN Land Pattern

**Table 8.1. PCB Land Pattern Dimensions** 

Dimension	mm
C1	5.90
C2	5.90
е	0.50 BSC
X1	0.30
Y1	0.85
X2	4.65
Y2	4.65

Dimension mm

#### Notes:

#### General

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. This Land Pattern Design is based on the IPC-7351 guidelines.

### Solder Mask Design

1. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be  $60 \mu m$  minimum, all the way around the pad.

#### Stencil Design

- 1. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 2. The stencil thickness should be 0.125 mm (5 mils).
- 3. The ratio of stencil aperture to land pad size can be 1:1 for all perimeter pads.
- 4. A 3×3 array of 0.85 mm square openings on a 1.00 mm pitch can be used for the center ground pad.

### **Card Assembly**

- 1. A No-Clean, Type-3 solder paste is recommended.
- 2. The recommended card re-flow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

## 8.2 32-QFN Land Pattern

The figure below illustrates the PCB land pattern details for 32-QFN package. The table below lists the values for the dimensions shown in the illustration.




Figure 8.2. 32-QFN Land Pattern

**Table 8.2. PCB Land Pattern Dimensions** 

Dimension	mm
C1	4.90
C2	4.90
е	0.50 BSC
X1	0.30
Y1	0.85
X2	3.60
Y2	3.60

Dimension mm

#### Notes:

#### General

- 1. All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. This Land Pattern Design is based on the IPC-7351 guidelines.

### Solder Mask Design

1. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be  $60 \mu m$  minimum, all the way around the pad.

#### Stencil Design


- 1. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 2. The stencil thickness should be 0.125 mm (5 mils).
- 3. The ratio of stencil aperture to land pad size can be 1:1 for all perimeter pads.
- 4. A 3×3 array of 0.85 mm square openings on a 1.00 mm pitch can be used for the center ground pad.

### **Card Assembly**

- 1. A No-Clean, Type-3 solder paste is recommended.
- 2. The recommended card re-flow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

# 9. Top Marking

# **Vertical Products**



# **Horizontal Products**




Figure 9.1. Top Marking

Table 9.1. Top Marking Explanation


Line	Characters	Description
1	Si53358	
	Si53354	Base part number
	Si53352	
		A = Product grade
	A D 0.4 A M	R = Product revision (see Ordering Guide for current revision)
	AR01AM	01 = Device ID
2		AM = Automotive temperature range (-40 °C to +105 °C) and Package (QFN)
		B = Product grade
	BDxxxxx	R = Product revision (see Ordering Guide for current revision)
		XXXXX = Customer specific NVM sequence number. NVM code assigned for custom, factory pre-programmed devices using ClockBuilder Pro.
3	TTTTTT	Manufacturing trace code
ATTTTT		AM = Automotive temperature range (-40 °C to +105 °C) and Package (QFN)
		TTTTTT = Manufacturing trace code
4	YYWW	Year (YY) and work week (WW) of package assembly

# 10. Document Change List

## Revision 0.7

September, 2019

· Initial release.





www.silabs.com/timing





www.silabs.com/quality



community.silabs.com

#### Disclaimer

Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice to the product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Without prior notification, Silicon Labs may update product firmware during the manufacturing process for security or reliability reasons. Such changes will not alter the specifications or the performance of the product. Silicon Labs shall have no liability for the consequences of use of the information supplied in this document. This document does not imply or expressly grant any license to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any FDA Class III devices, applications for which FDA premarket approval is required or Life Support Systems without the specific written consent of Silicon Labs. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons. Silicon Labs disclaims all express and implied warranties and shall not be responsible or liable for any injuries or damages related to use of a Silicon Labs p

#### Trademark Information

Silicon Laboratories Inc.®, Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga®, ClockBuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadio®, EZRadioPRO®, Gecko®, Gecko OS, Studio, ISOmodem®, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress®, Zentri, the Zentri logo and Zentri DMS, Z-Wave®, and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of the Wi-Fi Alliance. All other products or brand names mentioned herein are trademarks of their respective holders.



Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA