

# **Si52212/Si52208/Si52204/Si52202 Data Sheet**

# 12/8/4/2-Output PCI-Express Gen 1/2/3/4/5 and SRIS Clock **Generator**

The Si52212/08/04/02 are the industry's highest performance and lowest power PCI Express clock generator family for 1.5–1.8 V PCIe Gen 1/2/3/4/5 and SRIS applications. The Si52212, Si52208, and Si52204 can source twelve, eight, and four 100 MHz PCIe differential clock outputs, respectively, plus one 25 MHz LVCMOS reference clock output. The Si52202 can source two 100 MHz PCIe clock outputs only. All differential clock outputs are compliant to PCIe Gen1/2/3/4/5 common clock and separate reference clock architectures specifications.

The Si52212/08/04/02 feature individual hardware control pins for enabling and disabling each output, spread spectrum enable/disable for EMI reduction, and frequency select to select 100, 133, or 200 MHz differential output frequencies. These features can also be controlled via  $1^2C$ .

The small footprint and low power consumption make this family of PCIe clock generators ideal for industrial and consumer applications.

For more information about PCI-Express, Silicon Labs' complete PCIe portfolio, application notes, and design tools, including the Silicon Labs PCIe Clock Jitter Tool for PCI-Express compliance, please visit the Silicon Labs PCI Express Learning Center.

Applications

- Servers
- Storage
- Data Centers
- PCIe Add-on Cards
- Network Interface Cards (NIC)
- Graphics Adapter Cards
- Multi-function Printers
- Digital Single-Lens Reflex (DSLR) Cameras
- Digital Still Cameras
- Digital Video Cameras
- Docking Stations

Downloaded from **[Arrow.com.](http://www.arrow.com)** 

#### **KEY FEATURES**

- 12/8/4/2-output low-power, push-pull HCSL compatible PCI-Express Gen 1, Gen 2, Gen 3, Gen 4, Gen 5, and SRIS-compliant outputs
- Low jitter: 0.13 ps rms max, Gen 5
- Individual hardware control pins and  $1^2C$ controls for Output Enable, Spread Spectrum Enable and Frequency Select
- Triangular spread spectrum for EMI reduction, down spread 0.25% or 0.5%
- Internal 100 Ω or 85 Ω line matching
- Adjustable output slew rate
- Power down (PWRDNb) function supports Wake-on LAN (except Si52202)
- One non-spread, LVMCOS reference clock output (except Si52202)
- Frequency Select to select 133 MHz or 200 MHz (except Si52202)
- 25 MHz crystal input or clock input
- I<sup>2</sup>C support with readback capabilities
- Extended temperature: –40 to 85 °C
- 1.5–1.8 V power supply, with separate VDD and VDD\_IO
- Small QFN packages
- Pb-free, RoHS-6 compliant

# **1. Feature List**

- 12/8/4/2-output 100 MHz PCIe Gen 1/2/3/4/5 and SRIS compliant clock generator, with push-pull HCSL output drivers
- High port count with push-pull HCSL outputs to support highly integrated solution, eliminating external resistors for the HCSL output drivers
- Low jitter of 0.13 ps rms max to meet PCIe Gen5 specifications with design margin
- Low power consumption.
	- Lowest power consumption in the industry for a 2-output PCIe clock generator
- Individual hardware control pins and I<sup>2</sup>C controls for Output Enable, Spread Spectrum Enable and Frequency Select
	- Output Enable function easily disables unused outputs for power saving
	- Spread Enable function to turn on/off spread spectrum and to select spread levels, either down spread 0.25% or 0.5%
	- Frequency Select function to select output frequency of 100 MHz, 133 MHz, or 200 MHz (except Si52202 where the output frequency is limited to 100 MHz. Please contact Silicon Labs for 133 MHz or 200 MHz in Si52202)
	- All above functions are controlled by individual hardware pins or I<sup>2</sup>C
- Internal 100  $\Omega$  or 85  $\Omega$  impedance matching
	- Eliminates external line matching resistor to reduce board space
- Adjustable slew rate to improve signal quality for different applications and board designs
- Power down (PWRDNb) function supports Wake-on LAN (except Si52202)
- One non-spread, 25 MHz LVMCOS reference clock output (except Si52202)
- A buffered 25 MHz LVCMOS clock output to drive ASICS or SoCs on board
- 25 MHz reference input
	- Supports a standard crystal or clock input for flexibility
- I<sup>2</sup>C support with readback capabilities
- 1.5–1.8 V power supply with separate VDD and VDD\_IO (1.05 to 1.8 V)
- Temperature range: –40 °C to 85 °C
- Small QFN packages to optimize board space. Smallest 2-output PCIe clock generator in the industry
	- $\cdot$  64-pin QFN (9 x 9 mm) : 12-output
	- $\cdot$  48-pin QFN (6 x 6 mm) : 8-output
	- $\cdot$  32-pin QFN (5 x 5 mm) : 4-output
	- 20-pin QFN  $(3 \times 3 \text{ mm})$  : 2-output
- Pb-free, RoHS-6 compliant

# **2. Ordering Guide**



# **Table 2.1. Si522x Ordering Guide**

# **2.1 Technical Support**

# **Table 2.2. Technical Support URLs**



π

# **Table of Contents**





# **3. Functional Block Diagrams**









# **Si52208**





**Figure 3.3. Si52204 Block Diagram 4-output, 32-QFN**





**Figure 3.4. Si52202 Block Diagram 2-output, 20-QFN**

# **4. Electrical Specifications**

# **Table 4.1. DC Electrical Specifications (VDD = 1.5 V ±5%)**

# $VDD = VDDR = VDDX = VDDA = 1.5 V ±5%$



π



Ξ



# **Table 4.2. DC Electrical Specifications (VDD = 1.8 V ±5%)**

### $VDD = VDDR = VDDX = VDDA = 1.8 V ±5%$



π



 $\overline{\phantom{a}}$ 

Downloaded from **[Arrow.com.](http://www.arrow.com) Example 2016** 





# **Table 4.3. AC Electrical Specifications**

 $\overline{\phantom{0}}$ 



<b>Parameter</b>	<b>Symbol</b>	<b>Condition</b>	<b>Min</b>	Typ	<b>Max</b>	<b>Unit</b>
OE b Latency	<b>LOEBLAT</b>	Differential outputs start after OE b assertion Differential out- puts stop after OE b deassertion		2	3.5	clocks
PWRDNb Latency to differ- ential outputs enable	<b>PWRDNb</b>	Differential outputs enable after PD b de-assertion		490	520	μs
Note:		1. This is for XTAL mode only. For CLKIN mode, there would be a duty cycle distortion spec of $\pm 0.5$ ns.				

**Table 4.4. PCIe and Intel QPI Jitter Specifications**



Ξ



**Note:**

1. The SRIS jitter limit is the system RefClk simulation budget divided by sqrt (2) for equal allocation of uncorrelated jitter between two clocks.

2. For PSNR testing methodology, please see "AN491: Power Supply Rejection for Low-Jitter Clocks".

3. Post processed evaluation through Intel supplied Matlab scripts.

4. Measuring on 100 MHz output using the template file in the PCIe Jitter Tool.

5. Based on PCI Express® Base Specifications Revision 5.0 Version 0.7.

6. Measuring on 100 MHz, 133 MHz outputs using the template file in the PCIe Jitter Tool. Visit www.pcisig.com for complete PCIe specifications.



### **Table 4.5. Thermal Conditions**





### **Table 4.6. Absolute Maximum Conditions**



**Note:** While using multiple power supplies, the voltage on any input or I/O pin cannot exceed the power pin during power-up. Power supply sequencing is not required.

# **5. Functional Description**

#### **5.1 Crystal Recommendations**

The clock device requires a parallel resonance crystal.

#### **Table 5.1. Crystal Recommendations**



#### **5.2 Crystal Loading**

Crystal loading is critical in achieving low ppm performance. To realize low ppm performance, use the total capacitance the crystal sees to calculate the appropriate capacitive loading (CL).

The figure below shows a typical crystal configuration using the two trim capacitors. It is important that the trim capacitors are in series with the crystal.



**Figure 5.1. Crystal Capacitive Clarification**

#### **5.3 Calculating Load Capacitors**

In addition to the standard external trim capacitors, consider the trace capacitance and pin capacitance to calculate the crystal loading correctly. The total capacitance on both sides is twice the specified crystal load capacitance (CL). Trim capacitors are calculated to provide equal capacitive loading on both sides.



**Figure 5.2. Crystal Loading Example**

Use the following formulas to calculate the trim capacitor values for Ce1 and Ce2:

#### **Load Capacitance (each side)**

$$
Ce = 2 \times CL - (Cs + Ci)
$$

#### **Total Capacitance (as seen by the crystal)**

$$
CLe = \frac{1}{\left(\frac{1}{Ce + Cs1 + Ci1} + \frac{1}{Ce2 + Cs2 + Ci2}\right)}
$$

- CL: Crystal load capacitance
- CLe: Actual loading seen by crystal using standard value trim capacitors
- Ce: External trim capacitors
- Cs: Stray capacitance (terraced)
- Ci : Internal capacitance (lead frame, bond wires, etc.)

#### **5.4 Power Supply Filtering Recommendations**



**Figure 5.3. Power Supply Filtering**

Separate out each type of VDD (VDD, VDDA, VDDX, VDDR, and VDD\_IO) using ferrite beads. Then, for each VDD type use one 1 µF bulk capacitor along with an additional 0.1 µF capacitor for each individual VDD pin. All VDD Core (VDD, VDDA, VDDX, and VDDR) pins should be tied to the same voltage, either 1.8 V or 1.5 V. The VDD IO pins can be tied to a voltage between 1 V and the selected VDD Core voltage. Note, the VDD\_IO pins must all be tied to the same voltage.

#### **5.5 PWRGD/PWRDNb (Power Down) Pin**

The PWRGD/PWRDNb pin is a dual-function pin. During initial power up, the pin functions as the PWRGD pin. Upon the first power up, if the PWRGD pin is low, all outputs, the crystal oscillator, and the I2C logics will be disabled. Once the PWRGD pin has been sampled high by the clock chip, the pin assumes a PWRDNb functionality. When the pin has assumed a PWRDNb functionality and is pulled low, the device will be placed in power down mode. The assertion and dessertion of PWRDNb is asynchronous. This pin has a 100 kΩ internal pull-up.



**Figure 5.4. Initial Sample High of PWRGD/PWRDNb After Power Up**

#### **5.6 PWRDNb (Power Down) Assertion**

The PWRDNb pin is an asynchronous active low input used to disable all output clocks in a glitch-free manner. In power down mode, all outputs, the crystal oscillator, and the  $I^2C$  logic are disabled. In cases where the REF PWRDN (Byte 2, bit 2) is set to 1, the crystal oscillator and REF output will still be enabled. All disabled outputs will be driven low.



**Figure 5.5. PWRDNb Assertion**

#### **5.7 PWRDNb (Power Down) Deassertion**

When a valid rising edge on PWRGD/PWRDNb pin is applied, all outputs are enabled in a glitch-free manner within 520 µs.



**Figure 5.6. Subsequent Deassertion of PWRDNb**

#### **5.8 OEb Pin**

The OEb pin is an active low input used to enable and disable the output clock. To enable the output clock, the OEb pin needs to be logic low, and I<sup>2</sup>C OE bit needs to be logic high. By default, the OEb pin is set to logic low, and I<sup>2</sup>C OE bit is set to logic high. There are two methods to disable the output clock: the OEb pin is pulled to a logic high, or the I2C OE bit is set to a logic low. This pin has a 100 kΩ internal pull-down.

#### **5.9 OEb Assertion**

Downloaded from **[Arrow.com.](http://www.arrow.com)** 

The OEb pin is an active low input used for synchronous stopping and starting the respective output clock while the rest of the clock generator continues to function. The assertion of the OEb function is achieved by pulling the OEb pin low while the  $I<sup>2</sup>C$  OE bit is high, which causes the respective stopped output to resume normal operation. No short or stretched clock pulses are produced when the clocks resume.

## **5.10 OEb Deassertion**

The OEb function is deasserted by pulling high or writing the I<sup>2</sup>C OE bit to a logic low. The corresponding output is stopped cleanly and the final output state is driven low.

#### **5.11 FS Pin**

The FS pin will select 0 = 100 MHz, mid = 200 MHz, and 1 = 133 MHz. This is a tri-state pin, which has a weak internal pull-down of approximately 100 kΩ.

The default output frequency is 100 MHz.

#### **5.12 SS\_EN Pin**

The SS EN pin will select  $0 = -0.25\%$  spread, mid = Spread is off, and  $1 = -0.5\%$  spread. This is a tri-state pin, which has a weak internal pull-up of approximately 100 kΩ.

The default is –0.5% spread.

#### **5.13 Recommendations for Driving Tri-State Pins**



**Figure 5.7. Tri-State Pin Schematics**



**Figure 5.8. REF/SA Pin Function**

The REF/SA pin is a dual-function input/output pin.

The SA functionality sets the Slave Address of the part. This address is latched to the value of the pin when the part initially powers up. See Table 8.1 SA State on First Application of PWRGD/PWRDNb on page 32 for the available addresses. By default, the internal 60 kΩ pull-up resistor will set SA to a value of 1. To drive the pin low, use a 10 kΩ pull-down resistor.

After the I<sup>2</sup>C address is latched on first power up, the REF/SA pin assumes its REF functionality. In REF mode, it will output a 25 MHz LVCMOS signal.

# **6. Test and Measurement Setup**

The following diagrams show the test load configuration for the differential clock signals.



**Figure 6.1. 0.7 V Differential Load Configuration**



**Figure 6.2. Differential Output Signals (for AC Parameters Measurement)**



**Figure 6.3. Single-Ended Measurement for Differential Output Signals (for AC Parameters Measurement)**

# **7. PCIe Clock Jitter Tool**

The PCIe Clock Jitter Tool is designed to enable users to quickly and easily take jitter measurements for PCIe Gen1/2/3/4/5 and SRNS/ SRIS. This software removes all the guesswork for PCIe Gen1/2/3/4/5 and SRNS/SRIS jitter measurements and margins in board designs. This software tool will provide accurate results in just a few clicks, and is provided in an executable format to support various common input waveform files, such as .csv, .wfm, and .bin. The easy-to-use GUI and helpful tips guide users through each step. Release notes and other documentation are also included in the software package.

Download it for free at http://www.silabs.com/pcie-learningcenter.



**Figure 7.1. PCIe Clock Jitter Tool**

# **8. Control Registers**

# **8.1 I2C Interface**

To enhance the flexibility and function of the clock synthesizer, an  $12C$  interface is provided. Through the  $12C$  interface, various device functions, such as individual clock output buffers, are individually enabled or disabled. The registers associated with the  $12C$  interface initialize to their default setting at power-up. The use of this interface is optional. Clock device register changes are normally made at system initialization, if any are required.

#### **8.2 Block Read/Write**

The clock driver I<sup>2</sup>C protocol accepts block write and block read operations from the controller. For block write/read operation, access the bytes in sequential order from lowest to highest (most significant bit first) with the ability to stop after any complete byte is transferred. The block write and block read protocol is outlined in Table 8.2 Block Read and Block Write Protocol on page 32.

#### **8.3 Block Read**

After the slave address is sent with the R/W condition bit set, the command byte is sent with the MSB = 0. The slave acknowledges the register index in the command byte. The master sends a repeat start function. After the slave acknowledges this, the slave sends the number of bytes it wants to transfer (>0 and  $\leq$ 7). The master acknowledges each byte except the last and sends a stop condition.



**Figure 8.1. Block Read Protocol**

#### **8.4 Block Write**

After the slave address is sent with the R/W condition bit not set, the command byte is sent with the MSB = 0. The lower seven bits indicate the register at which to start the transfer. If the command byte is 00h, the slave device will be compatible with existing block mode slave devices. The next byte of a block write must be the count of bytes that the master will transfer to the slave device. The byte count must be greater than zero and less than 7. Following this byte are the data bytes to be transferred to the slave device. The slave device always acknowledges each byte received. The transfer is terminated after the slave sends the Ack and the master sends a stop function.



**Figure 8.2. Block Write Protocol**

#### **8.5 Byte Read/Write**

Reading or writing a register in an I<sup>2</sup>C slave device in byte mode always involves specifying the register number. Refer to Table 8.3 Byte Read and Byte Write Protocol on page 33 for byte read and byte write protocol.

#### **8.6 Byte Read**

The standard byte read is as shown in the figure below. It is an extension of the byte write. The write start condition is repeated; then, the slave device starts sending data, and the master acknowledges it until the last byte is sent. The master terminates the transfer with a NAK, then a stop condition. For byte operation, the MSB bit of the command byte must be set. For block operations, the MSB bit must be set low. If the bit is not set low, the next byte must be the byte transfer count.



**Figure 8.3. Byte Read Protocol**

#### **8.7 Byte Write**

The figure below illustrates a simple, typical byte write. For byte operation, the MSB bit of the command byte must be set high. For block operations, the MSB bit must be set. If the bit is not set, the next byte must be the byte transfer count. The count can be between 1 and 32. It is not allowed to be zero or to exceed 32.



**Figure 8.4. Byte Write Protocol**

#### **8.8 Data Protocol**

The clock driver I<sup>2</sup>C protocol accepts byte write, byte read, block write, and block read operations from the controller. For block write/ read operations, the system controller can access the bytes in sequential order from lowest to highest (most significant bit first) with the ability to stop after any complete byte is transferred. For byte write and byte read operations, the system controller can access individually indexed bytes. The block write and block read protocol is outlined in Table 8.2 Block Read and Block Write Protocol on page 32 while Table 8.3 Byte Read and Byte Write Protocol on page 33 outlines byte write and byte read protocol. SA is the address select for  $1<sup>2</sup>C$ . When the part is powered up, SA will be latched to select the  $1<sup>2</sup>C$  address.

#### **Table 8.1. SA State on First Application of PWRGD/PWRDNb**



# **Table 8.2. Block Read and Block Write Protocol**





# **Table 8.3. Byte Read and Byte Write Protocol**

Downloaded from **[Arrow.com.](http://www.arrow.com)** And the community of the contract of the contract

# **8.9 Register Tables**

# **8.9.1 Si52212 Registers**

# **Table 8.4. Control Register 0. Byte 0**



# **Table 8.5. Control Register 1. Byte 1**



**Table 8.6. Control Register 2. Byte 2**



Ξ



# **Table 8.7. Control Register 3. Byte 3**



# **Table 8.8. Control Register 4. Byte 4**



# **Table 8.9. Control Register 5. Byte 5**



Ξ



# **Table 8.10. Control Register 6. Byte 6**



Ξ

# **8.9.2 Si52208 Registers**



# **Table 8.11. Control Register 0. Byte 0**

### **Table 8.12. Control Register 1. Byte 1**



# **Table 8.13. Control Register 2. Byte 2**



Ξ



# **Table 8.14. Control Register 3. Byte 3**

# **Table 8.15. Control Register 4. Byte 4**



#### **Table 8.16. Control Register 5. Byte 5**



Ξ



# **Table 8.17. Control Register 6. Byte 6**

Downloaded from **[Arrow.com.](http://www.arrow.com) Example 20 Arrow and 20** 

#### **8.9.3 Si52204 Registers**



# **Table 8.18. Control Register 0. Byte 0**

# **Table 8.19. Control Register 1. Byte 1**



# **Table 8.20. Control Register 2. Byte 2**



Ξ



# **Table 8.21. Control Register 3. Byte 3**

# **Table 8.22. Control Register 4. Byte 4**



#### **Table 8.23. Control Register 5. Byte 5**



Ξ



# **Table 8.24. Control Register 6. Byte 6**

 $\overline{\phantom{0}}$ 

# **8.9.4 Si52202 Registers**





# **Table 8.26. Control Register 1. Byte 1**



# **Table 8.27. Control Register 2. Byte 2**



Ξ



# **Table 8.28. Control Register 3. Byte 3**

# **Table 8.29. Control Register 4. Byte 4**



### **Table 8.30. Control Register 5. Byte 5**



Ξ



# **Table 8.31. Control Register 6. Byte 6**

 $\overline{\phantom{0}}$ 

# **9. Pin Descriptions**

### **9.1 Si52212 Pin Descriptions**



**Figure 9.1. 64-Pin QFN**









 $\overline{\phantom{0}}$ 



**Figure 9.2. 48-pin QFN**







#### **9.3 Si52204 Pin Descriptions**



**Figure 9.3. 32-pin QFN**







### **9.4 Si52202 Pin Descriptions**





#### **Table 9.3. Si52202 20-pin QFN Descriptions<sup>1</sup>**





# **Note:**

1. Contact factory for 133/200M output frequencies.

Ξ

# **10. Packaging**

### **10.1 Si52212 Package**

The figure below illustrates the package details for the Si52212 in a 64-Lead 9 x 9 mm QFN package. The table lists the values for the dimensions shown in the illustration.



**Figure 10.1. 64L 9 x 9 mm QFN Package Diagram**



#### **Table 10.1. Package Diagram Dimensions**

**Note:**

Downloaded from **[Arrow.com.](http://www.arrow.com)** 

1.All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. This drawing conforms to JEDEC Outline MO-220.

4. Recommended card reflow profile is per JEDEC/IPC J-STD-020D specification for Small Body Components.

# **10.2 Si52212 Land Pattern**

The following figure illustrates the land pattern details for the Si52212 in a 64-Lead 9 x 9 mm QFN package. The table lists the values for the dimensions shown in the illustration.



**Figure 10.2. 64L 9 x 9 mm QFN Land Pattern**

#### **Table 10.2. PCB Land Pattern Dimensions**



# **Notes:**

#### **General**

- 1.All dimensions shown are in millimeters (mm).
- 2. This Land Pattern Design is based on the IPC-7351 guidelines.
- 3. All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition (LMC) is calculated based on a Fabrication Allowance of 0.05 mm.

#### **Solder Mask Design**

1. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 mm minimum, all the way around the pad.

#### **Stencil Design**

- 1. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 2. The stencil thickness should be 0.125 mm (5 mils).
- 3. The ratio of stencil aperture to land pad size should be 1:1 for all pads.
- 4. A 3x3 array of 1.25 mm square openings on a 1.80 mm pitch should be used for the center ground pad.

### **Card Assembly**

- 1. A No-Clean, Type-3 solder paste is recommended.
- 2. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

#### **10.3 Si52208 Package**

The figure below illustrates the package details for the Si52208 in a 48-Lead 6 x 6 mm QFN package. The table lists the values for the dimensions shown in the illustration.



**Figure 10.3. 48L 6 x 6 mm QFN Package Diagram**



#### **Table 10.3. Package Diagram Dimensions**

### **Note:**

Downloaded from **[Arrow.com.](http://www.arrow.com)** 

1.All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. This drawing conforms to JEDEC Outline MO-220.

4. Recommended card reflow profile is per JEDEC/IPC J-STD-020 specification for Small Body Components.

#### **10.4 Si52208 Land Pattern**

The figure below illustrates the land pattern details for the Si52208 in a 48-Lead, 6 x 6 mm QFN package. The table lists the values for the dimensions shown in the illustration.



**Figure 10.4. 48L 6 x 6 mm QFN Land Pattern**

#### **Table 10.4. PCB Land Pattern Dimensions**



# **Notes:**

#### **General**

- 1.All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing is per the ANSI Y14.5M-1994 specification.
- 3. This Land Pattern Design is based on IPC-7351 guidelines.
- 4. All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition (LMC) is calculated based on a Fabrication Allowance of 0.05 mm.

#### **Solder Mask Design**

1. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 mm minimum, all the way around the pad.

#### **Stencil Design**

- 1. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 2. The stencil thickness should be 0.125 mm (5 mils).
- 3. The ratio of stencil aperture to land pad size should be 1:1 for the perimeter pads.
- 4. A 3x3 array of 0.90 mm square openings on 1.15mm pitch should be used for the center ground pad.

#### **Card Assembly**

- 1. A No-Clean, Type-3 solder paste is recommended.
- 2. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

#### **10.5 Si52204 Package**

The figure below illustrates the package details for the Si52204 in a 32-Lead, 5 x 5 mm QFN package. The table lists the values for the dimensions shown in the illustration.



**Figure 10.5. 32L 5 x 5 mm QFN Package Diagram**



### **Table 10.5. Package Diagram Dimensions**

# **Note:**

1.All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. This drawing conforms to the JEDEC Solid State Outline MO-220, Variation VKKD-4.

4. Recommended card reflow profile is per JEDEC/IPC J-STD-020 specification for Small Body Components.

#### **10.6 Si52204 Land Pattern**

The figure below illustrates the land pattern details for the Si52204 in a 32-Lead, 5 x 5 mm QFN package. The table lists the values for the dimensions shown in the illustration.



**Figure 10.6. 32L 5 x 5 mm QFN Land Pattern**

#### **Table 10.6. PCB Land Pattern Dimensions**



# **Notes:**

# **General**

1.All dimensions shown are in millimeters (mm) unless otherwise noted.

2. This Land Pattern Design is based on IPC-7351 guidelines.

#### **Solder Mask Design**

1. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 mm minimum, all the way around the pad.

#### **Stencil Design**

1. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.

2. The stencil thickness should be 0.125mm (5 mils).

- 3. The ratio of stencil aperture to land pad size can be 1:1 for all perimeter pads.
- 4. A 3x3 array of 0.85 mm square openings on 1.00 mm pitch can be used for the center ground pad.

#### **Card Assembly**

Downloaded from **[Arrow.com.](http://www.arrow.com)** 

1. A No-Clean, Type-3 solder paste is recommended.

2. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

#### **10.7 Si52202 Package**

The figure below illustrates the package details for the Si52202 in a 20-Lead, 3 x 3 mm QFN package. The table lists the values for the dimensions shown in the illustration.







### **Table 10.7. Package Diagram Dimensions**

**Note:**

1.All dimensions shown are in millimeters (mm) unless otherwise noted.

2. Dimensioning and Tolerancing per ANSI Y14.5M-1994.

3. The drawing complies with JEDEC MO-220.

4. Recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

#### **10.8 Si52202 Land Pattern**

The figure below illustrates the land pattern details for the Si52202 in a 20-Lead, 3 x 3 mm QFN package. The table lists the values for the dimensions shown in the illustration.



**Figure 10.8. 20L 3 x 3 mm QFN Land Pattern**

#### **Table 10.8. PCB Land Pattern Dimensions**



# **Notes:**

#### **General**

- 1.All dimensions shown are in millimeters (mm) unless otherwise noted.
- 2. Dimensioning and Tolerancing is per the ANSI Y14.5M-1994 specification.
- 3. This Land Pattern Design is based on IPC-7351 guidelines.
- 4. All dimensions shown are at Maximum Material Condition (MMC). Least Material Condition (LMC) is calculated based on a Fabrication Allowance of 0.05 mm.

#### **Solder Mask Design**

1. All metal pads are to be non-solder mask defined (NSMD). Clearance between the solder mask and the metal pad is to be 60 µm minimum, all the way around the pad.

#### **Stencil Design**

- 1. A stainless steel, laser-cut and electro-polished stencil with trapezoidal walls should be used to assure good solder paste release.
- 2. The stencil thickness should be 0.125 mm (5 mils).
- 3. The ratio of stencil aperture to land pad size should be 1:1 for the perimeter pads.
- 4. A 3x3 array of 0.90 mm square openings on 1.15 mm pitch should be used for the center ground pad.

#### **Card Assembly**

- 1. A No-Clean, Type-3 solder paste is recommended.
- 2. The recommended card reflow profile is per the JEDEC/IPC J-STD-020 specification for Small Body Components.

### **10.9 Si52212 Top Markings**







# **Table 10.9. Si52212 Top Marking Explanation**

# **10.10 Si52208 Top Markings**









Ξ

# **10.11 Si52204 Top Markings**









Ξ

### **10.12 Si52202 Top Markings**





# **Table 10.12. Si52202 Top Marking Explanation**



Ξ

# **11. Revision History**

### **Revision 1.0**

March, 2019

- Updated 2. Ordering Guide with new 4-output and 2-output part numbers.
- Updated 4. Electrical Specifications.
	- Updated Table 4.1 DC Electrical Specifications (VDD =  $1.5$  V  $\pm 5%$ ) on page 8.
	- Updated Table 4.2 DC Electrical Specifications (VDD = 1.8 V ±5%) on page 11.
	- Updated Table 4.3 AC Electrical Specifications on page 14.
	- Updated Table 4.4 PCIe and Intel QPI Jitter Specifications on page 16.
- Added 5.4 Power Supply Filtering Recommendations.
- Updated 5.5 PWRGD/PWRDNb (Power Down) Pin.
- Updated 5.6 PWRDNb (Power Down) Assertion.
- Updated 5.7 PWRDNb (Power Down) Deassertion.
- Updated 5.8 OEb Pin.
- Updated 5.11 FS Pin.
- Added 5.12 SS\_EN Pin.
- Added 5.13 Recommendations for Driving Tri-State Pins.
- Added 5.14 REF/SA Pin.
- Updated 8.3 Block Read.
- Updated 8.4 Block Write.
- Updated 8.6 Byte Read.
- Updated 8.7 Byte Write.
- Updated 8.8 Data Protocol.
- Updated 8.9 Register Tables.
- Updated 9. Pin Descriptions.

#### **Revision 0.7**

September, 2017

• Initial Release.



#### **Disclaimer**

Silicon Labs intends to provide customers with the latest, accurate, and in-depth documentation of all peripherals and modules available for system and software implementers using or intending to use the Silicon Labs products. Characterization data, available modules and peripherals, memory sizes and memory addresses refer to each specific device, and "Typical" parameters provided can and do vary in different applications. Application examples described herein are for illustrative purposes only. Silicon Labs reserves the right to make changes without further notice to the product information, specifications, and descriptions herein, and does not give warranties as to the accuracy or completeness of the included information. Without prior notification, Silicon Labs may update product firmware during the manufacturing process for security or reliability reasons. Such changes will not alter the specifications or the performance of the product. Silicon Labs shall have no liability for the consequences of use of the information supplied in this document. This document does not imply or expressly grant any license to design or fabricate any integrated circuits. The products are not designed or authorized to be used within any FDA Class III devices, applications for which FDA premarket approval is required or Life Support Systems without the specific written consent of Silicon Labs. A "Life Support System" is any product or system intended to support or sustain life and/or health, which, if it fails, can be reasonably expected to result in significant personal injury or death. Silicon Labs products are not designed or authorized for military applications. Silicon Labs products shall under no circumstances be used in weapons of mass destruction including (but not limited to) nuclear, biological or chemical weapons, or missiles capable of delivering such weapons. Silicon Labs disclaims all express and implied warranties and shall not be responsible or liable for any injuries or damages related to use of a Silicon Labs product in such unauthorized applications.

#### **Trademark Information**

Silicon Laboratories Inc.® , Silicon Laboratories®, Silicon Labs®, SiLabs® and the Silicon Labs logo®, Bluegiga®, Bluegiga Logo®, Clockbuilder®, CMEMS®, DSPLL®, EFM®, EFM32®, EFR, Ember®, Energy Micro, Energy Micro logo and combinations thereof, "the world's most energy friendly microcontrollers", Ember®, EZLink®, EZRadio®, EZRadioPRO®, Gecko®, Gecko OS, Gecko OS Studio, ISOmodem®, Precision32®, ProSLIC®, Simplicity Studio®, SiPHY®, Telegesis, the Telegesis Logo®, USBXpress® , Zentri, the Zentri logo and Zentri DMS, Z-Wave®, and others are trademarks or registered trademarks of Silicon Labs. ARM, CORTEX, Cortex-M3 and THUMB are trademarks or registered trademarks of ARM Holdings. Keil is a registered trademark of ARM Limited. Wi-Fi is a registered trademark of the Wi-Fi Alliance. All other products or brand names mentioned herein are trademarks of their respective holders.



**Silicon Laboratories Inc. 400 West Cesar Chavez Austin, TX 78701 USA**

**http://www.silabs.com**