D DACKAOF

14 🛛 O<sub>5</sub>

13 🛛 O<sub>6</sub>

12 O7

11

LE

- Function and Pinout Compatible With FCT and F Logic
- Reduced V<sub>OH</sub> (Typically = 3.3 V) Versions of Equivalent FCT Functions
- Edge-Rate Control Circuitry for Significantly Improved Noise Characteristics
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- ESD Protection Exceeds JESD 22
  2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)
- Matched Rise and Fall Times
- Fully Compatible With TTL Input and Output Logic Levels
- 3-State Outputs
- CY54FCT573T
  - 32-mA Output Sink Current
  - 12-mA Output Source Current
- CY74FCT573T
  - 64-mA Output Sink Current
  - 32-mA Output Source Current

### description

The 'FCT573T devices consist of eight latches with 3-state outputs for bus-organized applications. When the latch-enable (LE) input is high, the flip-flops appear transparent to the data. Data that meets the required setup times are latched when LE transitions from high to low. Data appears on the bus when the output-enable ( $\overline{OE}$ ) input is low. When  $\overline{OE}$  is high, the bus output is in the high-impedance state. In this mode, data can be entered into the latches. The 'FCT573T devices are identical to the 'FCT373T devices, except for the flow-through pinout of the 'FCT573T, which simplifies board design.

These devices are fully specified for partial-power-down applications using I<sub>off</sub>. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2001, Texas Instruments Incorporated On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

CY54FCT5 CY74FCT573T .		, OR	
OE [	1	20	V <sub>CC</sub>
D <sub>0</sub> [	2	19	O <sub>0</sub>
D <sub>1</sub> [	3	18	O <sub>1</sub>
D <sub>2</sub> [	4	17	O <sub>2</sub>
D <sub>3</sub> [	5	16	O <sub>3</sub>
D <sub>4</sub> [	6	15	O <sub>4</sub>

-----

D<sub>5</sub> 7

D<sub>6</sub> [ 8

D<sub>7</sub> 9

GND 10

### CY54FCT573T, CY74FCT573T 8-BIT LATCHES WITH 3-STATE OUTPUTS SCCS068 - OCTOBER 2001

TA	PAC	KAGE <sup>†</sup>	SPEED (ns)	ORDERABLE PART NUMBER	TOP-SIDE MARKING						
	QSOP – Q	Tape and reel	4.7	CY74FCT573CTQCT	FCT573C						
	SOIC – SO	Tube	4.7	CY74FCT573CTSOC	FCT573C						
	5010 - 50	Tape and reel	4.7	CY74FCT573CTSOCT	FC1573C						
	DIP – P	Tube	5.2	CY74FCT573ATPC	CY74FCT573ATPC						
-40°C to 85°C	QSOP – Q	Tape and reel	5.2	CY74FCT573ATQCT	FCT573A						
-40 C 10 85 C	SOIC – SO	Tube	5.2	CY74FCT573ATSOC	FCT573A						
	3010 - 30	Tape and reel	5.2	CY74FCT573ATSOCT	FC1575A						
	QSOP – Q	Tape and reel	8	CY74FCT573TQCT	FCT573						
	SOIC – SO	Tube	8	CY74FCT573TSOC	FCT573						
	3010 - 30	Tape and reel	8	CY74FCT573TSOCT	FU1073						
–55°C to 125°C	CDIP – D	Tube	8.5	CY54FCT573ATLMB							

### **ORDERING INFORMATION**

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE


	INPUTS		OUTPUT
OE	LE	D	0
L	Н	Н	Н
L	Н	L	L
L	L	Х	Q <sub>0</sub>
н	Х	Х	Z

H = High logic level, L = Low logic level,

X = Don't care, Z = High-impedance state, Q<sub>n</sub> = Previous state of flip flops (Q<sub>n-1</sub>)

 $\alpha_n = \text{Previous state of hip hops} (\alpha_{n-1})$ 

## logic diagram (positive logic)



**To Seven Other Channels** 



## CY54FCT573T, CY74FCT573T **8-BIT LATCHES** WITH 3-STATE OUTPUTS

SCCS068 - OCTOBER 2001

### absolute maximum rating over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage range to ground potential		0.5	V to 7 V
DC input voltage range		0.5	V to 7 V
DC output voltage range		0.5	V to 7 V $$
DC output current (maximum sink current/pin)			120 mA
Package thermal impedance, $\theta_{JA}$ (see Note 1):	P package		69°C/W
	Q package		68°C/W
	SO package		58°C/W
Ambient temperature range with power applied,	, T <sub>A</sub>	–65°C <sup>-</sup>	to 135°C
Storage temperature range, T <sub>stg</sub>		–65°C	to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: The package thermal impedance is calculated in accordance with JESD 51-7.

### recommended operating conditions (see Note 2)

		CY	54FCT57	'3T	CY	4FCT57	'3T	UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage	4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage	2			2			V
VIL	Low-level input voltage			0.8			0.8	V
ЮН	High-level output current			-12			-32	mA
IOL	Low-level output current			32			64	mA
Т <sub>А</sub>	Operating free-air temperature	-55		125	-40		85	°C

NOTE 2: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation.



## CY54FCT573T, CY74FCT573T **8-BIT LATCHES** WITH 3-STATE OUTPUTS

SCCS068 - OCTOBER 2001

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DAD AMETER	TERT CONDITIONS	CY	54FCT57	73T	CY	74FCT57	′3T						
PARAMETER	TEST CONDITIONS	MIN	түр†	MAX	MIN	түр†	MAX	UNIT					
Maria	V <sub>CC</sub> = 4.5 V, I <sub>IN</sub> = -18 mA		-0.7	-1.2				v					
VIK	$V_{CC} = 4.75 \text{ V},  I_{IN} = -18 \text{ mA}$					-0.7	-1.2	v					
	$V_{CC} = 4.5 \text{ V}, \qquad I_{OH} = -12 \text{ mA}$	2.4	3.3										
Vон	$I_{OH} = -32 \text{ mA}$				2			V					
	$V_{CC} = 4.75 \text{ V}$ $I_{OH} = -15 \text{ mA}$				2.4	3.3							
Ve	$V_{CC} = 4.5 \text{ V}, \qquad I_{OL} = 32 \text{ mA}$		0.3	0.55				v					
VOL	$V_{CC} = 4.75 \text{ V},  I_{OL} = 64 \text{ mA}$					0.3	0.55	v					
V <sub>hys</sub>	All inputs		0.2			0.2		V					
1.	$V_{CC} = 5.5 \text{ V}, \qquad V_{IN} = V_{CC}$			5				μA					
łı	$V_{CC} = 5.25 \text{ V},  V_{IN} = V_{CC}$						5	μA					
I	$V_{CC} = 5.5 \text{ V}, \qquad V_{IN} = 2.7 \text{ V}$			±1				μA					
ŀІН	$V_{CC} = 5.25 \text{ V},  V_{IN} = 2.7 \text{ V}$						±1	μА					
l.,	$V_{CC} = 5.5 \text{ V}, \qquad V_{IN} = 0.5 \text{ V}$			±1				μA					
ΙL	$V_{CC} = 5.25 \text{ V},  V_{IN} = 0.5 \text{ V}$						±1	μA					
	V <sub>CC</sub> = 5.5 V, V <sub>OUT</sub> = 2.7 V			10									
IOZH	V <sub>CC</sub> = 5.25 V, V <sub>OUT</sub> = 2.7 V						10	μA					
	V <sub>CC</sub> = 5.5 V, V <sub>OUT</sub> = 0.5 V			-10				۸					
IOZL	V <sub>CC</sub> = 5.25 V, V <sub>OUT</sub> = 0.5 V						-10	_10 μA					
le et	V <sub>CC</sub> = 5.5 V, V <sub>OUT</sub> = 0 V	-60	-120	-225				~					
IOS‡	V <sub>CC</sub> = 5.25 V, V <sub>OUT</sub> = 0 V				-60	-120	-225	mA					
loff	V <sub>CC</sub> = 0 V, V <sub>OUT</sub> = 4.5 V			±1			±1	μA					
	$V_{CC} = 5.5 \text{ V}, \qquad V_{IN} \le 0.2 \text{ V}, \qquad \qquad V_{IN} \ge V_{CC} - 0.2 \text{ V}.$	2 V	0.1	0.2				<b>m</b> 4					
ICC	$V_{CC} = 5.25 \text{ V}, \qquad V_{IN} \le 0.2 \text{ V}, \qquad \qquad V_{IN} \ge V_{CC} - 0.2 \text{ V}.$	2 V				0.1	0.2	mA					
	$V_{CC} = 5.5 \text{ V}, \text{ V}_{IN} = 3.4 \text{ V}$ $\text{$\%$}, \text{$f_1 = 0$, Outputs open}$		0.5	2				mA					
<b>⊅ICC</b>	$V_{CC}$ = 5.25 V, $V_{IN}$ = 3.4 V§, f <sub>1</sub> = 0, Outputs open					0.5 2	2	IIIA					
۹	$V_{CC}$ = 5.5 V, Outputs open, One input switching at 50% duty cycle, $\overline{OE}$ = GND, $V_{IN} \le 0.2$ V or $V_{IN} \ge V_{CC} - 0.2$ V		0.06	0.12				mA					
ICCD	$V_{CC} = 5.25$ V, Outputs open, One input switching at 50% duty cycle, $\overline{OE} = GND$ , $V_{IN} \le 0.2$ V or $V_{IN} \ge V_{CC} - 0.2$ V					0.06	0.12	МН					

<sup>†</sup> Typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

<sup>‡</sup> Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high-speed test apparatus and/or sample-and-hold techniques are preferable to minimize internal chip heating and more accurately reflect operational values. Otherwise, prolonged shorting of a high output can raise the chip temperature well above normal and cause invalid readings in other parametric tests. In any sequence of parameter tests, IOS tests should be performed last.

§ Per TTL-driven input ( $V_{IN}$  = 3.4 V); all other inputs at  $V_{CC}$  or GND

¶ This parameter is derived for use in total power-supply calculations.



## CY54FCT573T, CY74FCT573T 8-BIT LATCHES WITH 3-STATE OUTPUTS

SCCS068 - OCTOBER 2001

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted) (continued)

DADAMETER		TEST CONDITION	c	CY	54FCT57	73T	CY	74FCT57	73T	UNIT
PARAMETER		TEST CONDITION	MIN	түр†	MAX	MIN	түр†	MAX	UNIT	
	V <sub>CC</sub> = 5.5 V,	One bit switching at f <sub>1</sub> = 10 MHz	$\begin{array}{l} V_{IN} \leq 0.2 \ V \ or \\ V_{IN} \geq V_{CC} - 0.2 \ V \end{array}$		0.7	1.4				
	Outputs open,	at 50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$		1	2.4				
$\overline{OE} = GND,$ LE = V <sub>CC</sub>		Eight bits switching at $f_1 = 2.5$ MHz	$V_{IN} \leq 0.2 \text{ V or} \\ V_{IN} \geq V_{CC} - 0.2 \text{ V}$		1.3	2.6				
		at 50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$		3.3	10.6ll				mA
	V <sub>CC</sub> = 5.25 V,	One bit switching at f <sub>1</sub> = 10 MHz	$\begin{array}{l} V_{IN} \leq 0.2 \ V \ or \\ V_{IN} \geq V_{CC} - 0.2 \ V \end{array} \end{array} \label{eq:VIN}$					0.7	1.4	ША
	Outputs open,	at 50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$					1	2.4	
	OE = GND, LE = V <sub>CC</sub>	DE = GND, Fight bits switching	$\begin{array}{l} V_{IN} \leq 0.2 \ V \ or \\ V_{IN} \geq V_{CC} - 0.2 \ V \end{array} \end{array} \label{eq:VIN}$					1.3	2.6	
		at 50% duty cycle	$V_{IN} = 3.4 \text{ V or GND}$					3.3	10.6ll	
Ci					6	10		6	10	pF
Co					8	12		8	12	pF

<sup>†</sup> Typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}C$ .

<sup>#</sup> IC = ICC +  $\Delta$ ICC × D<sub>H</sub> × N<sub>T</sub> + I<sub>CCD</sub> (f<sub>0</sub>/2 + f<sub>1</sub> × N<sub>1</sub>)

Where:

= Total supply current IC

ICC = Power-supply current with CMOS input levels

 $\Delta I_{CC}$  = Power-supply current for a TTL high input (VIN = 3.4 V)

 $D_H$  = Duty cycle for TTL inputs high NT = Number of TTL inputs at  $D_H$ 

I<sub>CCD</sub> = Dynamic current caused by an input transition pair (HLH or LHL)

= Clock frequency for registered devices, otherwise zero fo

= Input signal frequency f1

N<sub>1</sub> = Number of inputs changing at f1

All currents are in milliamperes and all frequencies are in megahertz.

|| Values for these conditions are examples of the I<sub>CC</sub> formula.

#### timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		CY54FC	T573T	CY54FCT	573AT	UNIT
		MIN	MAX	MIN	MAX	
tw	Pulse duration, LE high	6		6		ns
t <sub>su</sub>	Setup time, data before LE <sup>↑</sup>	2		2		ns
th	Hold time, data after LE↑	1.5		1.5		ns

### timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		CY74FCT573T		CY74FCT	573AT	CY74FCT	UNIT	
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
tw	Pulse duration, LE high	6		5		5		ns
t <sub>su</sub>	Setup time, data before LE↑	2		2		2		ns
th	Hold time, data after LE↑	1.5		1.5		1.5		ns



# CY54FCT573T, CY74FCT573T 8-BIT LATCHES WITH 3-STATE OUTPUTS SCCS068 - OCTOBER 2001

### switching characteristics over operating free-air temperature range (see Figure 1)


PARAMETER	FROM	то	CY54FCT	573AT	UNIT
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	UNIT
<sup>t</sup> PLH	D	0	1.5	5.6	ns
<sup>t</sup> PHL	J	0	1.5	5.6	115
<sup>t</sup> PLH	LE	0	2	9.8	ns
<sup>t</sup> PHL	EL .	0	2	9.8	113
<sup>t</sup> PZH	OE	0	1.5	7.5	ns
<sup>t</sup> PZL	ÖE	0	1.5	7.5	115
<sup>t</sup> PHZ	OE	0	1.5	6.5	ne
<sup>t</sup> PLZ	UE UE	5	1.5	6.5	ns 5

## switching characteristics over operating free-air temperature range (see Figure 1)

PARAMETER	FROM	то	CY74FC	CY74FCT573T		CY74FCT573AT		CY74FCT573CT	
PARAMETER	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
<sup>t</sup> PLH	D	0	1.5	8	1.5	5.2	1.5	4.7	ns
<sup>t</sup> PHL	D	0	1.5	8	1.5	5.2	1.5	4.7	115
<sup>t</sup> PLH	LE	0	2	13	2	8.5	2	5.5	ns
<sup>t</sup> PHL	LL	0	2	13	2	8.5	2	5.5	115
<sup>t</sup> PZH	OE	0	1.5	12	1.5	6.5	1.5	5.5	
<sup>t</sup> PZL	OE	0	1.5	12	1.5	6.5	1.5	5.5	ns
<sup>t</sup> PHZ	OE	0	1.5	7.5	1.5	5.5	1.5	5	ns
<sup>t</sup> PLZ	UE	0	1.5	7.5	1.5	5.5	1.5	5	115



### CY54FCT573T, CY74FCT573T 8-BIT LATCHES WITH 3-STATE OUTPUTS SCCS068 - OCTOBER 2001



### PARAMETER MEASUREMENT INFORMATION

NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.

C. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms





10-Jun-2014

## PACKAGING INFORMATION

Orderable Device	Status	Package Type		Pins	-	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
5962-9223801MRA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type	-55 to 125	5962-9223801MR A	Samples
5962-9223802M2A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9223802M2A CY54FCT 573ATLMB	Samples
CY54FCT573ATLMB	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type	-55 to 125	5962- 9223802M2A CY54FCT 573ATLMB	Samples
CY74FCT573ATPC	ACTIVE	PDIP	Ν	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	CY74FCT573ATPC	Samples
CY74FCT573ATQCT	ACTIVE	SSOP	DBQ	20	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT573A	Samples
CY74FCT573ATQCTE4	ACTIVE	SSOP	DBQ	20	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT573A	Samples
CY74FCT573ATSOC	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT573A	Samples
CY74FCT573ATSOCT	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT573A	Samples
CY74FCT573CTQCT	ACTIVE	SSOP	DBQ	20	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT573C	Samples
CY74FCT573CTQCTG4	ACTIVE	SSOP	DBQ	20	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT573C	Samples
CY74FCT573CTSOC	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT573C	Samples
CY74FCT573CTSOCG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT573C	Samples
CY74FCT573TQCT	ACTIVE	SSOP	DBQ	20	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	FCT573	Samples
CY74FCT573TSOC	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT573	Samples
CY74FCT573TSOCT	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	FCT573	Samples



www.ti.com

10-Jun-2014

(1) The marketing status values are defined as follows:
 ACTIVE: Product device recommended for new designs.
 LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
 NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
 PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
 OBSOLETE: TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

### TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CY74FCT573ATQCT	SSOP	DBQ	20	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CY74FCT573ATSOCT	SOIC	DW	20	2000	330.0	24.4	10.8	13.0	2.7	12.0	24.0	Q1
CY74FCT573CTQCT	SSOP	DBQ	20	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CY74FCT573TQCT	SSOP	DBQ	20	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CY74FCT573TSOCT	SOIC	DW	20	2000	330.0	24.4	10.8	13.0	2.7	12.0	24.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

26-Jan-2013



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CY74FCT573ATQCT	SSOP	DBQ	20	2500	367.0	367.0	38.0
CY74FCT573ATSOCT	SOIC	DW	20	2000	367.0	367.0	45.0
CY74FCT573CTQCT	SSOP	DBQ	20	2500	367.0	367.0	38.0
CY74FCT573TQCT	SSOP	DBQ	20	2500	367.0	367.0	38.0
CY74FCT573TSOCT	SOIC	DW	20	2000	367.0	367.0	45.0

#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2014, Texas Instruments Incorporated