

GENERAL DESCRIPTION

The IDTF1200 is a Digitally Controlled Intermediate Frequency Differential Variable Gain Amplifier for BaseStation and other commercial applications with a low IF frequency. The device offers extremely low Noise Figure over the entire gain control range. The device is packaged in compact 5x5 Thin QFNs with 200 ohm differential input and output impedances for ease of integration into the receiver lineup. Versions covering IF frequencies up to 300 MHz with low distortion are available.

COMPETITIVE ADVANTAGE

The F1200 acts to enhance system SNR when VGA gain is reduced. The F1200 noise figure (NF) degrades only slightly (NF slope $\sim -0.16 \text{ dB/dB}$) over a 13 dB control range while holding the Output IP3 approximately constant. The resultant improvement in noise can enhance the system SNR up to 2 decibels at low gain settings relative to a standard VGA.

The device has excellent DNL and INL simplifying digital compensation. The device also offers the extremely low Harmonic, IM2, and IM3 distortion necessary to drive an ADC directly in an IF sub-sampling application.

APPLICATIONS

- BaseStation Diversity Receivers
- Digital Pre-Distortion
- μ Wave Point-to-Point Radios
- Public Safety Receivers

PART# MATRIX


Part#	Gain Range	IP3 _o	IF freq range	NF
F1200	22 to -1	48	50 - 160	2.6
F1206*	20 to -11	47	150 - 250	3.6
F1207*	20 to -11	46	230 - 300	3.7

*Future Product


FEATURES

- Ideal for high SNR systems
- 22 dB typ Maximum Gain
- 23 dB gain control range
- 7 bit parallel control
- 0.25 dB Gain Steps
- Excellent **Noise Figure < 3.0 dB**
- 5mm x 5mm 28 pin package
- 200 Ω Differential Input
- 200 Ω Differential Output
- **NF degrades < 2dB @ 12dB reduced gain**
- 50 MHz – 160 MHz frequency range
- Ultra-Linear: **IP3_o +48 dBm typical**
- External current setting resistor
- Fast Gain Step Settling < 20 nsec

DEVICE BLOCK DIAGRAM



ORDERING INFORMATION




ABSOLUTE MAXIMUM RATINGS

V_{CC} to GND	-0.3V to +5.5V
All other Pins to GND	-0.3V to ($V_{CC} + 0.25V$)
I_{SET} to GND	-0.3V to +2.2V
RF Input Power (ATTN_IN+, ATTN_IN-) @ G_{MAX}	+10 dBm
Continuous Power Dissipation	1.5W
θ_{JA} (Junction – Ambient)	+41°C/W
θ_{JC} (Junction – Case) The Case is defined as the exposed paddle	+4°C/W
Operating Temperature Range (Case Temperature)	$T_C = -40^{\circ}C$ to $+85^{\circ}C$
Maximum Junction Temperature	150°C
Storage Temperature Range	-65°C to +150°C
Lead Temperature (soldering, 10s) .	+260°C

KEY FEATURE – NOISE FIGURE SLOPE

Standard Variable Gain amplifiers exhibit a [NF/Gain] slope of -1 dB/dB. Practically speaking, as gain is reduced, Noise Figure degrades dB for dB. The F1200 utilizes new technology that flattens the Noise Figure response (~ -0.16 dB/dB) for most of the gain control range while keeping distortion (Output IP3) constant. The result is that NF is improved up to 16 dB vs. a standard VGA at low gain settings. The graph below illustrates this by showing the IDTF1200 NF and IP3O vs. Gain setting contours.



Intermediate Frequency Digital Variable Gain Amplifier
IDTF1200
IDTF1200 SPECIFICATION

$V_{CC} = +5.0V$, $f_{RF} = 100MHz$, $T_C = +25^\circ C$, $STBY = GND$, $R_6 = 2.87K \pm 1\%$, $P_{OUT} = +3 \text{ dBm}$, unless otherwise noted in the condition column. EVkit trace, transformer & matching losses are de-embedded for specification purposes (note: de-embedded losses = 0.4dB input and 0.4dB output at 100MHz).

Parameter	Condition	Symbol	min	typ	max	units
Operating Temp. Range	Case Temperature Measured at the exposed paddle	T_C		-40 to +85		C
Logic Input High		V_{IH}	2.0¹			V
Logic Input Low		V_{IL}			0.8	V
Logic Current		I_{IH}, I_{IL}	-1		+1	μA
Operating voltage range	Analog & Digital Supplies	V_{CC}		4.75 to 5.25		V
Supply Current	Total, All V_{CC} ; $R_6 = 2.87K \pm 1\%$	I_{SUPP}	103	110	117	mA
Standby Current	Total, All V_{CC} <ul style="list-style-type: none"> ▪ All digital inputs at 2.0VDC ▪ $V_{CC} = 5.25VDC$ 	I_{STBY}			2.5	mA
Frequency Range	Output IP3 > +40 dBm	f_{RF}		50 to 160		MHz
Input Resistance	Differential	R_{IN}		200		Ω
Output Resistance	Differential	R_{OUT}		200		Ω
Maximum Gain	GC = [0000000]	G_{MAX}	20.7	21.7	22.6	dB
Minimum Gain	GC = [1011101]	G_{MIN}	-2.8	-1.7	-0.7	dB
Gain Step		LSB		0.25		dB
Phase Slope	$\Delta\Phi$ due to change in gain	Φ_{SLOPE}		0.3		deg/dB
Differential Gain Error	Between adjacent 1dB steps	DNL		.05		dB
Integral Gain Error	Error vs. straight line	INL		+/-0.20		dB
Noise Figure	At Maximum Gain	NF		2.6		dB
Noise Figure	GC = [0110100] (gain = 9dB)	NF_{BACK}		4.55		dB
Output IP3	<ul style="list-style-type: none"> ▪ Set code = 0000000, (G_{MAX}) ▪ $P_{out} = +3 \text{ dBm}$ per tone ▪ 800 KHz Tone Separation 	$IP3_{O1}$		48		dBm
Output IP3 – at Gback	<ul style="list-style-type: none"> ▪ Set code = 0110100, (Gain = 9dB) ▪ $P_{out} = +3 \text{ dBm}$ per tone ▪ 800 KHz Tone Separation 	$IP3_{O2}$		44		dBm
Settling Time	<ul style="list-style-type: none"> ▪ Gain Step from 22 to 21 dB setting ▪ Settles to within 0.1 dB of final value ▪ $f_{RF} = 100 \text{ MHz}$ 	T_{1dB}		15 ²		nsec
2 nd Harmonic	<ul style="list-style-type: none"> ▪ Set code = 0000000, (G_{MAX}) ▪ $P_{out} = +3 \text{ dBm}$ 	H2		-82		dBc
# Control Bits	Parallel	CB		7		#
1 dB Compression	<ul style="list-style-type: none"> ▪ Set code = 0000000, (G_{MAX}) ▪ Single Tone Test 	$P1dB_O$	+16.7	+19.4		dBm

1 – Items in **bold italics** are Guaranteed by Test


2 – See Graph on Page 8

Intermediate Frequency Digital Variable Gain Amplifier


IDTF1200

TYPICAL OPERATING PARAMETRIC CURVES (G_{MAX} , 5.00V, 25C, P_{OUT} +3 dBm, 100MHz unless otherwise noted)


Gain vs. Temperature




Gain vs. Voltage




S11 vs. Temperature




S22 vs. Temperature



S12 vs. Temperature




Gain and NF vs. Frequency (measured w/NF meter)




TOCS CONTINUED


S11 vs. Gain Setting




S22 vs. Gain Setting




S21 vs. Gain Setting




S21 Phase vs. Gain Setting



EVKit NF & Output IP3 Correction




EVKit Gain Correction




TOCS CONTINUED


DNL vs. Frequency (1dB Steps)




DNL vs. Voltage (100 MHz, 1dB Steps)




DNL vs. Temperature (100 MHz, 1dB Steps)




DNL vs. Temperature (100 MHz, 0.5dB Steps)



DNL vs. Temperature (100 MHz, 0.25dB Steps)




INL vs. Frequency




TOCS CONTINUED


INL vs. Temperature (100 MHz)




INL vs. Voltage (100 MHz)




Noise Figure vs. Frequency




Noise Figure vs. Voltage (100 MHz)



Noise Figure vs. Temperature (100 MHz)




Output P1dB vs. Voltage




TOCS CONTINUED


Output IP3 vs. Frequency




Output IP3 vs. Voltage (100 MHz)




Output IP3 vs. Temperature (100 MHz)




2nd Harmonic vs. Temperature (100 MHz)



Settling Time (16dB Step, 100 MHz)




Settling Time (1 dB Step, 100 MHz)




PIN DIAGRAM

TOP View
(looking through the top of the package)



IDT Proprietary

PACKAGE DRAWING




PIN DESCRIPTIONS

Pin #	Pin Name	Function
1	GND	
2	V _{CC} _ATTN	Attenuator Power Supply
3	ATTN_IN+	Attenuator_0 Differential Input P
4	ATTN_IN-	Attenuator_0 Differential Input M
5	Ground	Untested - SPI Chip Select Input
6	Ground	Untested - SPI Data Input
7	Ground	Untested - SPI Clock Input
8	GC6	Parallel Gain Control Input – MSB (16 dB step)
9	GC5	Parallel Gain Control Input
10	GC4	Parallel Gain Control Input
11	GC3	Parallel Gain Control Input
12	GC2	Parallel Gain Control Input
13	GC1	Parallel Gain Control Input
14	GC0	Parallel Gain Control Input – LSB (0.25 dB step)
15	V _{CC} _DIG	Digital Circuit Power Supply
16	DIG_GND	Connect directly to Ground
17	V _{MODE}	Untested – SPI Enable Connect to PCB GND for normal parallel operation
18	AMP_OUT+	Amplifier Differential Output P
19	AMP_OUT-	Amplifier Differential Output M
20	STBY	Amplifier Power Down. Ground for Normal operation
21	I _{SET}	Current Setting Resistor. Connect recommended value (2.87K) to ground. Use 1% tolerance
22	V _{CC} _Amp_Bias	Amplifier and Bias Circuit Power Supply
23	Bias_Amp	Amplifier Bias External Pin for Decoupling Capacitor
24	AMP_IN+	Amplifier Differential Input P
25	E_Amp	Amplifier Common Emitter
26	AMP_IN-	Amplifier Differential Input M
27	ATTN_OUT-	Attenuator_0 Differential Output M
28	ATTN_OUT+	Attenuator_0 Differential Output P
	Exposed Paddle	

IDT Proprietary

EVKIT / APPLICATIONS CIRCUIT SCHEMATIC


The diagram below describes the recommended applications / EVkit circuit:



IDT Proprietary

EVKIT & BOM (Email: RFsupport@IDT.com to request Controller SW and Cable)

The picture and table below describes the recommended EVkit operation and BOM



Item #	Value	Size	Desc	Mfr. Part #	Mfr.	Ref Des
1	4:1 Balun	SM-22	4:1 Center Tap Balun	TC4-1TG2+	Mini Circuits	T1,T2
2	2.87k	0402	RES 2.87K OHM 1/10W 1% 0402 SMD	ERJ-2RKf2871X	Panasonic	R6
3	47k	0402	Pullup resistors for STBY and VMODE jumpers	RC0402FR-0747KL	Yageo	R4, R13
4	0	0402	RES 0.0 OHM 1/10W 0402 SMD	ERJ-2GE0R00X	Panasonic	R11
5	680 nH	1008	RF inductor, ceramic core, 5% tol, SMT, RoHS	1008CS-681XJLC	Coilcraft	L1,L2
6	10 nF	0402	CAP CER 10000PF 16V 10% X7R 0402	GRM155R71C103KA01D	MURATA	C1,C2,C8,C23,C24
7	1000 pF	0402	CAP CER 1000PF 50V C0G 0402	GRM1555C1H102JA01D	MURATA	C4,C10,C13,C19
8	0.1uF	0402	CAP CER .1UF 10V 10% X5R 0402	GRM155R61A104KA01D	MURATA	C9,C11,C17,C20
9	SMA	.062	SMA_END_LAUNCH	142-0711-821	Emerson Johnson	J1,J2,J3
10	Header_2Pin	TH_2	CONN HEADER VERT SGL 2POS GOLD	961102-6404-AR	3M	JP1,JP3
11	Header_14Pin	TH_7x2	CONN HEADER 14 POS STRGHT GOLD	N2514-6002-RB	3M	JP5
12	F1200ZD	QFN-28	IF VGA	Q01B005M	IDT	U1
13	PCB			F1200 EV Kit Rev 1		
14	DNP	0402	Resistors to ground on Gain ctrl lines			R14 thru R20

IMPORTANT NOTICE AND DISCLAIMER

RENESAS ELECTRONICS CORPORATION AND ITS SUBSIDIARIES (“RENESAS”) PROVIDES TECHNICAL SPECIFICATIONS AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, INCLUDING, WITHOUT LIMITATION, ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for developers skilled in the art designing with Renesas products. You are solely responsible for (1) selecting the appropriate products for your application, (2) designing, validating, and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. Renesas grants you permission to use these resources only for development of an application that uses Renesas products. Other reproduction or use of these resources is strictly prohibited. No license is granted to any other Renesas intellectual property or to any third party intellectual property. Renesas disclaims responsibility for, and you will fully indemnify Renesas and its representatives against, any claims, damages, costs, losses, or liabilities arising out of your use of these resources. Renesas' products are provided only subject to Renesas' Terms and Conditions of Sale or other applicable terms agreed to in writing. No use of any Renesas resources expands or otherwise alters any applicable warranties or warranty disclaimers for these products.

(Rev.1.0 Mar 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.renesas.com/contact/

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.