3.6 GHz Low Power Amplifier Module

High Efficiency Pre-Driver

The AFLP5G35645 is an integrated multi-chip module. It consists of three stages of amplification and support circuitry to work at 3.3 V or 5 V with very low power consumption. The amplifier includes a 1.8 V logic control pin for bias enable/disable TDD operation.

• Typical Performance: $V_{CC1} = 3.3$ Vdc, $V_{CC2} = 5$ Vdc

| Frequency | G _{ps} (dB) | I _{CC} (mA) |
|-----------|-------------------------|-------------------------|
| 3400 MHz | 30.6 | 32 |
| 3500 MHz | 31.5 | 32 |
| 3600 MHz | 32.0 | 32 |
| 3700 MHz | 32.0 | 32 |
| 3800 MHz | 31.0 | 32 |



3400–3800 MHz, 32 dB, 29 dBm AIRFAST PRE-DRIVER MODULE



Features

- Frequency: 3400–3800 MHz
- 3.3 V or 5 V supply for RF amplifier
- P1dB: 25 dBm @ 3600 MHz, V_{CC2} = 3.3 Vdc
- P1dB: 29 dBm @ 3600 MHz, V_{CC2} = 5 Vdc
- Power consumption:
 - 114 mW @ V_{CC2} = 3.3 Vdc
 - 168 mW @ V_{CC2} = 5 Vdc
- Fully matched (50 ohm input/output, DC blocked)
- Compact 4 mm × 3 mm LGA package






Table 1. Maximum Ratings

| Rating | Symbol | Value | Unit |
|----------------------------|------------------|-------------|------|
| Supply Voltage | V _{CC1} | 3.6 | V |
| Supply Voltage | V _{CC2} | 5.25 | V |
| Supply Current | I _{CC} | 330 | mA |
| RF Input Power | P _{in} | 25 | dBm |
| Storage Temperature Range | T _{stg} | -65 to +150 | °C |
| Case Operating Temperature | T _C | 125 | °C |

Table 2. ESD Protection Characteristics

| Test Methodology | Class |
|---------------------------------------|-------|
| Human Body Model (per JS-001-2017) | 1C |
| Charge Device Model (per JS-002-2014) | C2b |

Table 3. Moisture Sensitivity Level

| Test Methodology | Rating Package Peak Temperature | | Unit |
|--------------------------------------|---------------------------------|-----|------|
| Per JESD22-A113, IPC/JEDEC J-STD-020 | 3 | 260 | °C |

Table 4. Electrical Characteristics(V_{CC1} = 3.3 Vdc, V_{CC2} = 5 Vdc, 3500 MHz, T_A = 25°C, 50 ohm system, in NXP Application Circuit)

| Characteristic | Symbol | Min | Тур | Max | Unit |
|---|------------------|------|------|-----|------|
| Small-Signal Gain (S21) | Gp | 28.7 | 31.5 | _ | dB |
| Input Return Loss (S11) | IRL | — | 9 | — | dB |
| Output Return Loss (S22) | ORL | — | 9 | — | dB |
| Power Output @ 1dB Compression (V _{CC2} = 5 Vdc) | P1dB | — | 29 | — | dBm |
| Quiescent Supply Current (V _{CC2}) | I _{CQ2} | — | 32 | — | mA |
| Supply Current (V _{CC1}) | I _{CC1} | _ | 2.2 | _ | mA |

Table 5. Ordering Information

| Device | Tape and Reel Information | Package |
|---------------|---|--------------------|
| AFLP5G35645T6 | T6 Suffix = 5,000 Units, 12 mm Tape Width, 13-inch Reel | 4 mm × 3 mm Module |






Table 6. Functional Pin Description

| Pin Number | Pin Function | Pin Description |
|--|-------------------|------------------------------------|
| 1, 2, 4, 8, 10, 11, 12, 13, 15, 16, 17 | GND | Ground |
| 3 | RF _{in} | RF Input |
| 5 | EN | Bias Enable/Disable |
| 6 | LLS | Logic Level Select |
| 7 | V _{CC1} | Power Supply for Controller |
| 9 | RF _{out} | RF Output |
| 14 | V _{CC2} | Power Supply for the RF Pre-driver |

Note: LLS = 0 V, EN logic: VIL = -0.3 V to +0.4 V, VIH = +1.3 V to +2.5 V.

LLS = 1.8 V, EN logic: VIL and VIH per JEDEC Standard No. 8-7A, Normal Range, EN Logic: VIL = -0.3 V to +0.683 V, VIH = +1.073 V to +2.25 V.




Figure 3. AFLP5G35645 Application Circuit Component Layout

| Part | Description | Part Number | Manufacturer |
|--------|---|-------------------|--------------|
| C1, C3 | 1 μF Chip Capacitor | GRM188R61A105KE15 | Murata |
| C2 | 2.2 µF Chip Capacitor | GRM155R60J225KE95 | Murata |
| C4 | 2.2 µF Chip Capacitor | GRM188R61A225KE34 | Murata |
| L1 | 16 nH Chip Inductor | 0402CS-16NXGLU | Coilcraft |
| Q1 | Pre-driver Module | AFLP5G35645 | NXP |
| PCB | Rogers RO4350B, 0.020", $\epsilon_r = 3.66$ | 203747 | MTL |

NOTE: Correct Biasing Sequence

Turning the device ON

- 1. Set V_{CC1} to 3.3 V, V_{CC2} to 5 V
- 2. Turn on EN to 1.8 V
- 3. Apply RF input power to desired level


Turning the device OFF

- 1. Turn RF power off
- 2. Turn off EN to 0 V
- 3. Turn off V_{CC1} and V_{CC2}

AFLP5G35645

H-PLGA-17 I/O 4 X 3 X 1.348 PKG, 0.65 PITCH

> PIN 1 INDEX AREA 3 E E TOP VIEW



RELEASED FOR EXTERNAL ASSEMBLY ONLY. THIS DESIGN ONLY MEETS EXTERNAL DESIGN AND ASSEMBLY RULES. MUST BE REVIEWED AND UPDATED BEFORE BEING ASSEMBLED INTERNALLY.

| S NXP B.V. ALL RIGHTS RESERVED | | | | 8 FEB 2019 |
|--------------------------------|-----------|-----------------|-----------|------------|
| MECHANICAL OUTLINE | STANDARD: | DRAWING NUMBER: | REVISION: | PAGE: |
| PRINT VERSION NOT TO SCALE | NON-JEDEC | 98ASA01096D | 0 | 1 OF 6 |

AFLP5G35645

SOT1934-1


H-PLGA-17 I/O 4 X 3 X 1.348 PKG, 0.65 PITCH

2.5±0.05-0.1 M C A B 0 0.05 M C 16X 0.3±0.05 0.1 M C A B Φ 0.05M C ۶ 3 9 16X 0.3±0.05 0.1 M C A B φ 1.5 ± 0.05 0.05 M C 17 10 2 0.1 (M) C A B φ 0.05 M C 4X 0.65 11 1 1 2X 1.2 ŧ 3 PIN 1 INDEX AREA 16 15 13 12 14 2X 0.3 8X 0.65 2X 1.7 VIEW D-D (BOTTOM VIEW) -17X 0.028 _|0.1|C| SOLDER MASK SURFACE C SEATING -(0.3) PLANE LGA PAD METAL SURFACE SECTION E-E

RELEASED FOR EXTERNAL ASSEMBLY ONLY. THIS DESIGN ONLY MEETS EXTERNAL DESIGN AND ASSEMBLY RULES. MUST BE REVIEWED AND UPDATED BEFORE BEING ASSEMBLED INTERNALLY.

| ONYP B.V. ALL RIGHTS RESERVED | | | | 8 FEB 2019 |
|-------------------------------|-----------|-----------------|-----------|------------|
| MECHANICAL OUTLINE | STANDARD: | DRAWING NUMBER: | REVISION: | PAGE: |
| PRINT VERSION NOT TO SCALE | NON-JEDEC | 98ASA01096D | 0 | 2 |

6



PCB DESIGN GUIDELINES - SOLDER MASK OPENING PATTERN

THIS SHEET SERVES ONLY AS A GUIDELINE TO HELP DEVELOP A USER SPECIFIC SOLUTION. DEVELOPMENT EFFORT WILL STILL BE REQUIRED BY END USERS TO OPTIMIZE PCB MOUNTING PROCESSES AND BOARD DESIGN IN ORDER TO MEET INDIVIDUAL/SPECIFIC REQUIREMENTS.

| C NXP B.V. | ALL RIGHTS RESERVED | | DATE: 1 | 8 FEB 2019 |
|----------------------------|---------------------|-----------------|-----------|------------|
| MECHANICAL OUTLINE | STANDARD: | DRAWING NUMBER: | REVISION: | PAGE: |
| PRINT VERSION NOT TO SCALE | NON-JEDEC | 98ASA01096D | 0 | 3 |

AFLP5G35645

(1.5) (1


PCB DESIGN GUIDELINES - I/O PADS AND SOLDERABLE AREAS

THIS SHEET SERVES ONLY AS A GUIDELINE TO HELP DEVELOP A USER SPECIFIC SOLUTION. DEVELOPMENT EFFORT WILL STILL BE REQUIRED BY END USERS TO OPTIMIZE PCB MOUNTING PROCESSES AND BOARD DESIGN IN ORDER TO MEET INDIVIDUAL/SPECIFIC REQUIREMENTS.

| B.V. | ALL RIGHTS RESERVED | | DATE: 1 | 8 FEB 2019 |
|----------------------------|---------------------|-----------------|-----------|------------|
| MECHANICAL OUTLINE | STANDARD: | DRAWING NUMBER: | REVISION: | PAGE: |
| PRINT VERSION NOT TO SCALE | NON-JEDEC | 98ASA01096D | 0 | 4 |

SOT1934-1

8



RECOMMENDED STENCIL THICKNESS 0.125

PCB DESIGN GUIDELINES - SOLDER PASTE STENCIL

THIS SHEET SERVES ONLY AS A GUIDELINE TO HELP DEVELOP A USER SPECIFIC SOLUTION. DEVELOPMENT EFFORT WILL STILL BE REQUIRED BY END USERS TO OPTIMIZE PCB MOUNTING PROCESSES AND BOARD DESIGN IN ORDER TO MEET INDIVIDUAL/SPECIFIC REQUIREMENTS.

| ONXP B.V. | ALL RIGHTS RESERVED | | DATE: 1 | 18 FEB 2019 |
|----------------------------|---------------------|-----------------|-----------|-------------|
| MECHANICAL OUTLINE | STANDARD: | DRAWING NUMBER: | REVISION: | PAGE: |
| PRINT VERSION NOT TO SCALE | NON-JEDEC | 98ASA01096D | 0 | 5 |

AFLP5G35645

H-PLGA-17 I/O 4 X 3 X 1.348 PKG, 0.65 PITCH

SOT1934-1

NOTES:

- 1. ALL DIMENSIONS IN MILLIMETERS.
- 2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- $\sqrt{3}$, PIN 1 FEATURE SHAPE, SIZE AND LOCATION MAY VARY.

4. DIMENSION APPLIES TO ALL LEADS AND FLAG.

| NXP B.V. | ALL RIGHTS RESERVED | | DATE: 1 | 8 FEB 2019 |
|----------------------------|---------------------|-----------------|-----------|------------|
| MECHANICAL OUTLINE | STANDARD: | DRAWING NUMBER: | REVISION: | PAGE: |
| PRINT VERSION NOT TO SCALE | NON-JEDEC | 98ASA01096D | 0 | 6 |

PRODUCT TOOLS

Refer to the following resource to aid your design process.

Development Tools

Printed Circuit Boards

FAILURE ANALYSIS

At this time, because of the physical characteristics of the part, failure analysis is limited to electrical signature analysis. In cases where NXP is contractually obligated to perform failure analysis (FA) services, full FA may be performed by third party vendors with moderate success. For updates contact your local NXP Sales Office.

REVISION HISTORY

The following table summarizes revisions to this document.

| Revision | Date | Description |
|----------|-----------|---|
| 0 | Oct. 2019 | Initial release of data sheet |
| 1 | Jan. 2020 | Component layout PCB device file updated to reflect V_{CC2} etching. Board revision number and MTL number updated, p. 4 |

How to Reach Us:

Home Page: nxp.com

Web Support: nxp.com/support Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions.

NXP, the NXP logo and Airfast are trademarks of NXP B.V. All other product or service names are the property of their respective owners. © 2019–2020 NXP B.V.