256MB, 512MB, 1GB, 2GB (x72, ECC, PLL, DR) 184-PIN DDR SDRAM RDIMM

DDR SDRAM REGISTERED DIMM

Features

- 184-pin, dual in-line memory modules (DIMM)
- Fast data transfer rates: PC1600, PC2100, and PC2700
- Registered inputs with one-clock delay
- Phase-lock loop (PLL) clock driver to reduce loading
- Utilizes 200 MT/s, 266 MT/s DDR SDRAM components
- Supports ECC error detection and correction
- 256MB (32 Meg x 72), 512MB (64 Meg x 72), 1GB (128 Meg x 72), and 2GB (256 Meg x 72)
- $VDD = VDDQ = +2.5V$
- VDDSPD = $+2.3V$ to $+3.6V$
- 2.5V I/O (SSTL_2 compatible)
- Commands entered on each positive CK edge
- DQS edge-aligned with data for READs; centeraligned with data for WRITEs
- Internal, pipelined double data rate (DDR) architecture; two data accesses per clock cycle
- Bidirectional data strobe (DQS) transmitted/ received with data, i.e., source-synchronous data capture
- Differential clock inputs (CK and CK#)
- Four internal device banks for concurrent operation
- Programmable burst lengths: 2, 4, or 8
- Auto precharge option
- Auto Refresh and Self Refresh Modes
- 15.6µs (256MB); 7.8125µs (512MB, 1GB, 2GB)
- maximum average periodic refresh interval
- Serial Presence-Detect (SPD) with EEPROM
- Programmable READ CAS latency
- Gold edge contacts

MT18VDDT3272D – 256MB MT18VDDT6472D – 512MB MT18VDDT12872D – 1GB MT18VDDT25672D – 2GB *For the latest data sheet, please refer to the Micron*[®] Web

site: www.micron.com/products/modules

Figure 1: 184-Pin DIMM (MO-206)

NOTE: 1. Contact Micron for product availability.

2. CL = Device CAS (READ) Latency; registered mode adds one clock cycle to CL.

Table 1: Address Table

pdf: 09005aef80e1141d, source: 09005aef80e11353
DD18C32_64_128_256x72DG.fm - Rev. C 9/04 EN 1 ©2004 Micron Technology, Inc. 2004 Micron Technology, Inc. 2004

256MB, 512MB, 1GB, 2GB (x72, ECC, PLL, DR) 184-PIN DDR SDRAM RDIMM

Table 2: Part Numbers and Timing Parameters

NOTE:

Downloaded from **[Arrow.com.](http://www.arrow.com)**

1. All part numbers end with a two-place code (not shown), designating component and PCB revisions. Consult factory for current revision codes. Example: MT18VDDT3272DG-265A1.

2. Contact Micron for product availability.

Acron

256MB, 512MB, 1GB, 2GB (x72, ECC, PLL, DR) 184-PIN DDR SDRAM RDIMM

Table 4: Pin Assignment

Table 3: Pin Assignment (184-Pin DIMM Front)

NOTE:

1. Pin 115 is no connect (NC) for 256MB, or A12 for 512MB, 1GB, and 2GB.

2. Pin 167 is NC for 256MB, 512MB, and 1GB, or A13 for 2GB module.

Figure 2: Pin Locations (184-Pin DIMM)

Table 5: Pin Descriptions

Pin numbers may not correlate with symbols; refer to Pin Assignment tables on page 3 for more information

Downloaded from **[Arrow.com.](http://www.arrow.com)**

Table 5: Pin Descriptions

Pin numbers may not correlate with symbols; refer to Pin Assignment tables on page 3 for more information

Figure 3: Functional Block Diagram

Standard modules use the following DDR SDRAM devices: MT46V16M8TG (256MB); MT46V32M8TG (512MB); MT46V64M8TG (1GB); MT46V128M8TG (2GB)

NOTE:

- All resistor values are 22Ω unless otherwise specified.
- 2. Per industry standard, Micron modules utilize various component speed grades, as referenced in the module part number guide at www.micron.com/numberguide.

Lead-free modules use:

MT46V16M8P (256MB); MT46V32M8P (512MB); MT46V64M8P (1GB) MT46V128M8P (2GB)

Contact Micron for availability of IT DIMMs.

256MB, 512MB, 1GB, 2GB (x72, ECC, PLL, DR) 184-PIN DDR SDRAM RDIMM

General Description

The MT18VDDT3272D, MT18VDDT6472D, MT18VDDT12872D, and MT18VDDT25672D are highspeed CMOS, dynamic random-access, 256MB, 512MB, 1GB, and 2GB registered memory modules organized in a x72 (ECC) configuration. DDR SDRAM modules use internally configured quad-bank DDR SDRAM devices.

DDR SDRAM modules use a double data rate architecture to achieve high-speed operation. The double data rate architecture is essentially a 2*n*-prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. A single read or write access for the DDR SDRAM module effectively consists of a single 2*n*-bit wide, one-clock-cycle data transfer at the internal DRAM core and two corresponding n-bit wide, one-half-clock-cycle data transfers at the I/O pins.

A bidirectional data strobe (DQS) is transmitted externally, along with data, for use in data capture at the receiver. DQS is an intermittent strobe transmitted by the DDR SDRAM during READs and by the memory controller during WRITEs. DQS is edge-aligned with data for READs and center-aligned with data for WRITEs.

DDR SDRAM modules operate from a differential clock (CK and CK#); the crossing of CK going HIGH and CK# going LOW will be referred to as the positive edge of CK. Commands (address and control signals) are registered at every positive edge of CK. Input data is registered on both edges of DQS, and output data is referenced to both edges of DQS, as well as to both edges of CK.

Read and write accesses to DDR SDRAM modules are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVE command, which is then followed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command are used to select the device bank and row to be accessed (BA0, BA1 select device bank; A0–A11 (256MB) or A0–A12 (512MB, 1GB), or A0–A13 (2GB) select device row). The address bits registered coincident with the READ or WRITE command are used to select the device bank and the starting device column location for the burst access.

DDR SDRAM modules provide for programmable read or write burst lengths of 2, 4, or 8 locations. An auto precharge function may be enabled to provide a self-timed row precharge that is initiated at the end of the burst access.

The pipelined, multibank architecture of DDR SDRAM modules allows for concurrent operation, thereby providing high effective bandwidth by hiding row precharge and activation time.

An auto refresh mode is provided, along with a power-saving power-down mode. All inputs are compatible with the JEDEC Standard for SSTL_2. All outputs are SSTL_2, Class II compatible. For more information regarding DDR SDRAM operation, refer to the 128Mb, 256Mb, 512Mb, or 1Gb DDR SDRAM component data sheets.

PLL and Register Operation

DDR SDRAM modules operate in registered mode where the control/address input signals are latched in the register on one rising clock edge and sent to the DDR SDRAM devices on the following rising clock edge (data access is delayed by one clock). A phaselock loop (PLL) on the module is used to redrive the differential clock signals CK and CK# to the DDR SDRAM devices to minimize system clock loading.

Serial Presence-Detect Operation

DDR SDRAM modules incorporate serial presencedetect (SPD). The SPD function is implemented using a 2,048-bit EEPROM. This nonvolatile storage device contains 256 bytes. The first 128 bytes can be programmed by Micron to identify the module type and various SDRAM organizations and timing parameters. The remaining 128 bytes of storage are available for use by the customer. System READ/WRITE operations between the master (system logic) and the slave EEPROM device (DIMM) occur via a standard I^2C bus using the DIMM's SCL (clock) and SDA (data) signals, together with SA (2:0), which provide eight unique DIMM/EEPROM addresses. Write protect (WP) is tied to ground on the module, permanently disabling hardware write protect.

Mode Register Definition

The mode register is used to define the specific mode of operation of DDR SDRAM devices. This definition includes the selection of a burst length, a burst type, a CAS latency and an operating mode, as shown in Figure 4, Mode Register Definition Diagram, on page 8. The mode register is programmed via the MODE REGISTER SET command (with BA0 = 0 and BA1 = 0) and will retain the stored information until it is programmed again or the device loses power (except for bit A8, which is self-clearing).

Reprogramming the mode register will not alter the contents of the memory, provided it is performed correctly. The mode register must be loaded (reloaded) when all device banks are idle and no bursts are in progress, and the controller must wait the specified time before initiating the subsequent operation. Violating either of these requirements will result in unspecified operation.

Mode register bits A0–A2 specify the burst length, A3 specifies the type of burst (sequential or interleaved), A4–A6 specify the CAS latency, and A7–A11 (256MB), or A7–A12 (512MB and 1GB), or A7–A13 (2GB) specify the operating mode.

Burst Length

Read and write accesses to the DDR SDRAM are burst oriented, with the burst length being programmable, as shown in Figure 4, Mode Register Definition Diagram. The burst length determines the maximum number of column locations that can be accessed for a given READ or WRITE command. Burst lengths of 2, 4, or 8 locations are available for both the sequential and the interleaved burst types.

Reserved states should not be used, as unknown operation or incompatibility with future versions may result.

When a READ or WRITE command is issued, a block of columns equal to the burst length is effectively selected. All accesses for that burst take place within this block, meaning that the burst will wrap within the block if a boundary is reached. The block is uniquely selected by A1–A*i* when the burst length is set to two, by A2–A*i* when the burst length is set to four and by A3–A*i* when the burst length is set to eight (where A*i* is the most significant column address bit for a given configuration. See Note 5 of Table 6, Burst Definition Table, on page 9). The remaining (least significant) address bit(s) is (are) used to select the starting location within the block. The programmed burst length applies to both read and write bursts.

Burst Type

Accesses within a given burst may be programmed to be either sequential or interleaved; this is referred to as the burst type and is selected via bit M3.

The ordering of accesses within a burst is determined by the burst length, the burst type and the starting column address, as shown in Table 6, Burst Definition Table, on page 9.

Figure 4: Mode Register Definition Diagram

-

-

-

-

-

-

-

-

<u>icron</u>

256MB, 512MB, 1GB, 2GB (x72, ECC, PLI 184-PIN DDR SDRAM RDIM

Table 6: Burst Definition Table

NOTE:

- 1. For a burst length of two, A1-A*i* select the two-data-element block; A0 selects the first access within the block.
- 2. For a burst length of four, A2-A*i* select the four-dataelement block; A0-A1 select the first access within the block.
- 3. For a burst length of eight, A3-A*i* select the eight-dataelement block; A0-A2 select the first access within the block.
- 4. Whenever a boundary of the block is reached within a given sequence above, the following access wraps within the block.
- 5. *i* = 9 (256MB, 512MB) *i* = 9, 11 (1GB, 2GB)

Table 7: CAS Latency (CL) Table

Figure 5: CAS Latency Diagram

Read Latency

The READ latency is the delay, in clock cycles, between the registration of a READ command and the availability of the first bit of output data. The latency can be set to 2 or 2.5 clocks, as shown in Figure 5, CAS Latency Diagram.

If a READ command is registered at clock edge *n*, and the latency is *m* clocks, the data will be available nominally coincident with clock edge *n* + *m*. Figure 7, CAS Latency (CL) Table, indicates the operating frequencies at which each CAS latency setting can be used.

Reserved states should not be used as unknown operation or incompatibility with future versions may result.

Operating Mode

The normal operating mode is selected by issuing a MODE REGISTER SET command with bits A7–A11 (256MB), or A7–A12 (512MB, 1GB), or A7–A13 (2GB) each set to zero, and bits A0–A6 set to the desired values. A DLL reset is initiated by issuing a MODE REGIS-TER SET command with bits A7 and A9–A11 (256MB), A7 and A9–A12 (512MB, 1GB), or A7 and A9–A13 (2GB) each set to zero, bit A8 set to one, and bits A0–A6 set to the desired values. Although not required by the Micron device, JEDEC specifications recommend when a LOAD MODE REGISTER command is issued to

Downloaded from **[Arrow.com.](http://www.arrow.com)**

256MB, 512MB, 1GB, 2GB (x72, ECC, PLL, DR) 184-PIN DDR SDRAM RDIMM

reset the DLL, it should always be followed by a LOAD MODE REGISTER command to select normal operating mode.

All other combinations of values for A7–A11 (256MB), or A7–A12 (512MB, 1GB), or A7–A13 (2GB) are reserved for future use and/or test modes. Test modes and reserved states should not be used because unknown operation or incompatibility with future versions may result.

Extended Mode Register

The extended mode register controls functions beyond those controlled by the mode register; these additional functions are DLL enable/disable and output drive strength. These functions are controlled via the bits shown in Figure 6, Extended Mode Register Definition Diagram. The extended mode register is programmed via the LOAD MODE REGISTER command to the mode register (with $BA0 = 1$ and $BA1 = 0$) and will retain the stored information until it is programmed again or the device loses power. The enabling of the DLL should always be followed by a LOAD MODE REGISTER command to the mode register (BA0/BA1 both low) to reset the DLL.

The extended mode register must be loaded when all device banks are idle and no bursts are in progress, and the controller must wait the specified time before initiating any subsequent operation. Violating either of these requirements could result in unspecified operation.

DLL Enable/Disable

The DLL must be enabled for normal operation. DLL enable is required during power-up initialization and upon returning to normal operation after having disabled the DLL for the purpose of debug or evaluation. (When the device exits self refresh mode, the DLL is enabled automatically.) Any time the DLL is enabled, 200 clock cycles must occur before a READ command can be issued.

Figure 6: Extended Mode Register Definition Diagram

NOTE:

- 1. BA1 and BA0 (E13 and E12 for 256MB; E14 and E13 for 512MB, 1GB; E15 and E14 for 2GB) must be "0, 1" to select the Extended Mode Register (vs. the base Mode Register).
- 2. The QFC# option is not supported.

Commands

Table 8, Commands Truth Table, and Table 9, DM Operation Truth Table, provide a general reference of available commands. For a more detailed description of commands and operations, refer to the 128Mb, 256Mb, 512Mb, or 1Gb DDR SDRAM component data sheet.

Table 8: Commands Truth Table

CKE is HIGH for all commands shown except SELF REFRESH; all states and sequences not shown are illegal or reserved

NOTE:

- 1. DESELECT and NOP are functionally interchangeable.
- 2. BA0–BA1 provide device bank address and A0–A11 (256MB), A0–A12 (512MB, 1GB), or A0–A13 (2GB) provide row address.
- 3. BA0–BA1 provide device bank address; A0–A9 (256MB, 512MB) or A0–A9, A11 (1GB, 2GB) provide column address; A10 HIGH enables the auto precharge feature (nonpersistent), and A10 LOW disables the auto precharge feature.
- 4. Applies only to read bursts with auto precharge disabled; this command is undefined (and should not be used) for READ bursts with auto precharge enabled and for WRITE bursts.
- 5. A10 LOW: BA0–BA1 determine which device bank is precharged. A10 HIGH: all device banks are precharged and BA0– BA1 are "Don't Care."
- 6. This command is AUTO REFRESH if CKE is HIGH, SELF REFRESH if CKE is LOW.
- 7. Internal refresh counter controls row addressing; all inputs and I/Os are "Don't Care" except for CKE.
- 8. BA0–BA1 select either the mode register or the extended mode register (BA0 = 0, BA1 = 0 select the mode register; BA0 = 1, BA1 = 0 select extended mode register; other combinations of BA0–BA1 are reserved). A0–A11 (256MB), A0–A12 (512MB, 1GB), or A0–A13 (2GB) provide the op-code to be written to the selected mode register.

Table 9: DM Operation Truth Table

Used to mask write data; provided coincident with the corresponding data

256MB, 512MB, 1GB, 2GB (x72, ECC, PLL, DR) 184-PIN DDR SDRAM RDIMM

Absolute Maximum Ratings

Stresses greater than those listed may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the opera-

tional sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Operating Temperature

Table 10: DC Electrical Characteristics and Operating Conditions

Notes: 1–5, 14; notes appear on pages 21–24; $0^{\circ}C \leq T_A \leq +70^{\circ}C$

Table 11: AC Input Operating Conditions

256MB, 512MB, 1GB, 2GB (x72, ECC, PLL, DR) 184-PIN DDR SDRAM RDIMM

Table 12: IDD Specifications and Conditions – 256MB

DDR SDRAM components only

Notes: 1–5, 8, 10, 12, 48; notes appear on pages 21–24; 0°C ≤ T_A ≤ +70°C; VDD = VDDQ = +2.5V ±0.2V

NOTE:

a: Value calculated as one module rank in this operating condition, and all other module ranks in IDD2P (CKE LOW) mode. b: Value calculated reflects all module ranks in this operating condition.

256MB, 512MB, 1GB, 2GB (x72, ECC, PLL, DR) 184-PIN DDR SDRAM RDIMM

Table 13: IDD Specifications and Conditions – 512MB

DDR SDRAM components only

Notes: 1–5, 8, 10, 12, 48; notes appear on pages 21–24; 0°C ≤ T_A ≤ +70°C; VDD = VDDQ = +2.5V ±0.2V

NOTE:

a: Value calculated as one module rank in this operating condition, and all other module ranks in IDD2P (CKE LOW) mode. b: Value calculated reflects all module ranks in this operating condition.

256MB, 512MB, 1GB, 2GB (x72, ECC, PLL, DR) 184-PIN DDR SDRAM RDIMM

Table 14: IDD Specifications and Conditions – 1GB

DDR SDRAM components only

Notes: 1–5, 8, 10, 12, 48; notes appear on pages 21–24; 0°C ≤ T_A ≤ +70°C; VDD = VDDQ = +2.5V ±0.2V

NOTE:

a: Value calculated as one module rank in this operating condition, and all other module ranks in IDD2P (CKE LOW) mode.

b: Value calculated reflects all module ranks in this operating condition.

Table 15: IDD Specifications and Conditions – 2GB

DDR SDRAM components only

Notes: 1–5, 8, 10, 12, 48; notes appear on pages 21–24; 0°C ≤ T_A ≤ +70°C; VDD = VDDQ = +2.5V ±0.2V

NOTE:

a: Value calculated as one module rank in this operating condition, and all other module ranks in IDD2P (CKE LOW) mode.

b: Value calculated reflects all module ranks in this operating condition.

Table 16: Capacitance

Note: 11; notes appear on pages 21–24

Table 17: Electrical Characteristics and Recommended AC Operating Conditions

DDR SDRAM Components Only

256MB, 512MB, 1GB, 2GB (x72, ECC, PLL, DR) 184-PIN DDR SDRAM RDIMM

Table 17: Electrical Characteristics and Recommended AC Operating Conditions (Continued)

DDR SDRAM Components Only

Table 18: DDR SDRAM Component Electrical Characteristics and Recommended AC Operating Conditions

256MB, 512MB, 1GB, 2GB (x72, ECC, PLL, DR) 184-PIN DDR SDRAM RDIMM

Table 18: DDR SDRAM Component Electrical Characteristics and Recommended AC Operating Conditions (Continued)

256MB, 512MB, 1GB, 2GB (x72, ECC, PLL, DR) 184-PIN DDR SDRAM RDIMM

Table 18: DDR SDRAM Component Electrical Characteristics and Recommended AC Operating Conditions (Continued)

256MB, 512MB, 1GB, 2GB (x72, ECC, PLL, DR) 184-PIN DDR SDRAM RDIMM

Notes

- 1. All voltages referenced to VSS.
- 2. Tests for AC timing, IDD, and electrical AC and DC characteristics may be conducted at nominal reference/supply voltage levels, but the related specifications and device operation are guaranteed for the full voltage range specified.
- 3. Outputs measured with equivalent load:

- 4. AC timing and IDD tests may use a VIL-to-VIH swing of up to 1.5V in the test environment, but input timing is still referenced to VREF (or to the crossing point for CK/CK#), and parameter specifications are guaranteed for the specified AC input levels under normal use conditions. The minimum slew rate for the input signals used to test the device is 1V/ns in the range between VIL(AC) and VIH(AC).
- 5. The AC and DC input level specifications are as defined in the SSTL_2 Standard (i.e., the receiver will effectively switch as a result of the signal crossing the AC input level, and will remain in that state as long as the signal does not ring back above [below] the DC input LOW [HIGH] level).
- 6. VREF is expected to equal VDDQ/2 of the transmitting device and to track variations in the DC level of the same. Peak-to-peak noise (non-common mode) on VREF may not exceed ± 2 percent of the DC value. Thus, from VDDQ/2, VREF is allowed ± 25 mV for DC error and an additional ± 25 mV for AC noise. This measurement is to be taken at the nearest VREF by-pass capacitor.
- 7. VTT is not applied directly to the device. VTT is a system supply for signal termination resistors, is expected to be set equal to VREF and must track variations in the DC level of VREF.
- 8. IDD is dependent upon output loading and cycle rates. Specified values are obtained with minimum cycle time at $CL = 2$ for -262 , $-26A$, and -202 , $CL = 2.5$ for -265 with the outputs open.
- 9. Enables on-chip refresh and address counters.
- 10. IDD specifications are tested after the device is properly initialized, and is averaged at the defined cycle rate.
- 11. This parameter is sampled. VDD = $+2.5V \pm 0.2V$, VDDQ = $+2.5V$ $\pm 0.2V$, VREF = VSS, f = 100 MHz, $T_A = 25^{\circ}C$, $V_{\text{OUT}}(DC) = V_{\text{DDO}}/2$, V_{OUT} (peak to

 $peak$) = 0.2V. DM input is grouped with I/O pins, reflecting that they are matched in loading.

- 12. For slew rates < 1 V/ns and \geq 0.5Vns. If slew rate is < 0.5 V/ns, timing must be derated: ^tIS has an additional 50ps per each 100 mV/ns reduction in slew rate from 500 mV/ns, while ^tIH is unaffected. If slew rate exceeds 4.5 V/ns, functionality is uncertain.
- 13. The CK/CK# input reference level (for timing referenced to CK/CK#) is the point at which CK and CK# cross; the input reference level for signals other than CK/CK# is VREF.
- 14. Inputs are not recognized as valid until VREF stabilizes. Exception: during the period before VREF stabilizes, $CKE \leq 0.3$ x VDDQ is recognized as LOW.
- 15. The output timing reference level, as measured at the timing reference point indicated in Note 3, is VTT.
- 16. ^tHZ and ^tLZ transitions occur in the same access time windows as valid data transitions. These parameters are not referenced to a specific voltage level, but specify when the device output is no longer driving (HZ) or begins driving (LZ).
- 17. The Don't Care state after completion of the postamble means that the DQS-driven signal should either be high, low, or high-Z, and that any signal transistions within the input switching region must follow valid input requirements. If DQS transactions high, above VIH (DC) (MIN), then it must not transition low, below VIH (DC) (MIN), prior to ^tDQSH (MIN).
- 18. This is not a device limit. The device will operate with a negative value, but system performance could be degraded due to bus turnaround.
- 19. It is recommended that DQS be valid (HIGH or LOW) on or before the WRITE command. The case shown (DQS going from High-Z to logic LOW) applies when no WRITEs were previously in progress on the bus. If a previous WRITE was in progress, DQS could be HIGH during this time, depending on ^tDQSS.
- 20. MIN (t RC or t RFC) for IDD measurements is the smallest multiple of ^tCK that meets the minimum absolute value for the respective parameter. ^tRAS (MAX) for IDD measurements is the largest multiple of ^tCK that meets the maximum absolute value for ^tRAS.
- 21. The refresh period 64ms. This equates to an average refresh rate of 15.625µs (256MB) or 7.8125µs (512MB, 1GB, 2GB). However, an AUTO REFRESH

256MB, 512MB, 1GB, 2GB (x72, ECC, PLL, DR) 184-PIN DDR SDRAM RDIMM

command must be asserted at least once every 140.6µs (256MB) or 70.3µs (512MB, 1GB, 2GB); burst refreshing or posting by the DDR SDRAM controller greater than eight refresh cycles is not allowed.

- 22. The valid data window is derived by achieving other specifications: ^tHP (^tCK/2), ^tDQSQ, and ^tQH $({}^{t}QH = {}^{t}HP - {}^{t}QHS)$. The data valid window derates directly porportionally with the clock duty cycle and a practical data valid window can be derived. The clock is allowed a maximum duty cycle variation of 45/55, beyond which functionality is uncertain. Figure 7, Derating Data Valid Window ('QH - ^tDQSQ), shows derating curves duty cycles ranging between 50/50 and 45/55.
- 23. Each byte lane has a corresponding DQS.
- 24. This limit is actually a nominal value and does not result in a fail value. CKE is HIGH during REFRESH command period (t RFC [MIN]) else

CKE is LOW (i.e., during standby).

- 25. To maintain a valid level, the transitioning edge of the input must:
	- a. Sustain a constant slew rate from the current AC level through to the target AC level, VIL (AC) or VIH (AC).
	- b. Reach at least the target AC level.
	- c. After the AC target level is reached, continue to maintain at least the target DC level, VIL (DC) or VIH (DC).
- 26. CK and CK# input slew rate must be ≥ 1 V/ns (2V/ ns differentially).
- 27. DQ and DM input slew rates must not deviate from DQS by more than 10 percent. If the DQ/ DM/DQS slew rate is less than 0.5 V/ns, timing must be derated: 50ps must be added to ^tDS and t DH for each 100 mv/ns reduction in slew rate. If slew rate exceeds 4 V/ns, functionality is uncertain.

Figure 7: Derating Data Valid Window

pdf: 09005aef80e1141d, source: 09005aef80e11353
DD18C32_64_128_256x72DG.fm - Rev. C 9/04 EN

256MB, 512MB, 1GB, 2GB (x72, ECC, PLL, DR) 184-PIN DDR SDRAM RDIMM

- 28. VDD must not vary more than 4 percent if CKE is not active while any bank is active.
- 29. The clock is allowed up to ± 150 ps of jitter. Each timing parameter is allowed to vary by the same amount.
- 30. ^tHP min is the lesser of ^tCL minimum and ^tCH minimum actually applied to the device CK and CK/ inputs, collectively during bank active.
- 31. READs and WRITEs with auto precharge are not allowed to be issued until ^tRAS(MIN) can be satisfied prior to the internal precharge command being issued.
- 32. Any positive glitch in the nominal voltage must be less than 1/3 of the clock and not more than +400mV or 2.9V, whichever is less. Any negative glitch must be less than 1/3 of the clock cycle and not exceed either -300mV or 2.2V, whichever is more positive. However, the DC average cannot be below 2.3V minimum.
- 33. Normal Output Drive Curves:
	- a. The full variation in driver pull-down current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines of the V-I curve of Figure 8, Pull-Down Characteristics.
	- b. The variation in driver pull-down current within nominal limits of voltage and temperature is expected, but not guaranteed, to lie within the inner bounding lines of the V-I curve of Figure 8, Pull-Down Characteristics.
	- c. The full variation in driver pull-up current from minimum to maximum process, temperature and voltage will lie within the outer bounding lines of the V-I curve of Figure 9, Pull-Up Characteristics.
- 160 140 **IOUT (mA) VOUT (V)** Nominal low Minimum Nominal high Maximum 120 100 8₀ 60 40 20 $\overline{0}$ 0.0 0.5 1.0 1.5 2.0 2.5
- d. The variation in driver pull-up current within nominal limits of voltage and temperature is expected, but not guaranteed, to lie within the inner bounding lines of the V-I curve of Figure 9, Pull-Up Characteristics.
- e. The full variation in the ratio of the maximum to minimum pull-up and pull-down current should be between 0.71 and 1.4, for device drain-to-source voltages from 0.1V to 1.0V, and at the same voltage and temperature.
- 34. The full variation in the ratio of the nominal pullup to pull-down current should be unity ± 10 percent, for device drain-to-source voltages from 0.1V to 1.0V. The voltage levels used are derived from a minimum VDD level and the referenced test load. In practice, the voltage levels obtained from a properly terminated bus will provide significantly different voltage values.
- 35. VIH overshoot: VIH (MAX) = VDDQ+1.5V for a pulse width ≤ 3ns and the pulse width can not be greater than 1/3 of the cycle rate. VIL undershoot: VIL(MIN) = $-1.5V$ for a pulse width ≤ 3 ns and the pulse width can not be greater than 1/3 of the cycle rate.
- 36. VDD and VDDQ must track each other.
- 37. ^tHZ (MAX) will prevail over ^tDQSCK (MAX) + ^tRPST (MAX) condition. ^tLZ (MIN) will prevail over ^tDQSCK (MIN) + ^tRPRE (MAX) condition.
- 38. ^tRPST end point and ^tRPRE begin point are not referenced to a specific voltage level but specify when the device output is no longer driving ('RPST), or begins driving ('RPRE).

Figure 8: Pull-Down Characteristics Figure 9: Pull-Up Characteristics

pdf: 09005aef80e1141d, source: 09005aef80e11353
DD18C32_64_128_256x72DG.fm - Rev. C 9/04 EN

256MB, 512MB, 1GB, 2GB (x72, ECC, PLL, DR) 184-PIN DDR SDRAM RDIMM

- 39. During initialization, VDDQ, VTT, and VREF must be equal to or less than $VDD + 0.3V$. Alternatively, VTT may be 1.35V maximum during power up, even if VDD/VDDQ are 0 volts, provided a minimum of 42Ω of series resistance is used between the VTT supply and the input pin.
- 40. The current Micron part operates below the slowest JEDEC operating frequency of 83 MHz. As such, future die may not reflect this option.
- 41. For -262, -265, and -26A speed grades, IDD3N is specified to be 35mA per DDR SDRAM device at 100 MHz.
- 42. Random addressing changing and 50 percent of data changing at every transfer.
- 43. Random addressing changing and 100 percent of data changing at every transfer.
- 44. CKE must be active (high) during the entire time a refresh command is executed. That is, from the time the AUTO REFRESH command is registered,

CKE must be active at each rising clock edge, until t REF later.

- 45. IDD2N specifies the DQ, DQS, and DM to be driven to a valid high or low logic level. IDD2Q is similar to IDD2F except IDD2Q specifies the address and control inputs to remain stable. Although IDD2F, IDD2N, and IDD2Q are similar, IDD2F is "worst case."
- 46. Whenever the operating frequency is altered, not including jitter, the DLL is required to be reset. This is followed by 200 clock cycles.
- 47. Leakage number reflects the worst case leakage possible through the module pin, not what each memory device contributes.
- 48. When an input signal is HIGH or LOW, it is defined as a steady state logic HIGH or logic LOW.
- 49. The -335 speed grade will operate with ^tRAS (MIN) $= 40$ ns and ^tRAS (MAX) = 120,000ns at any slower frequency.

256MB, 512MB, 1GB, 2GB (x72, ECC, PLL, DR) 184-PIN DDR SDRAM RDIMM

Figure 10: Initialization Flow Diagram

Initialization

To ensure device operation the DRAM must be initialized as described below:

- 1. Simultaneously apply power to VDD and VDDQ.
- 2. Apply VREF and then VTT power.
- 3. Assert and hold CKE at a LVCMOS logic low.
- 4. Provide stable CLOCK signals.
- 5. Wait at least 200µs.
- 6. Bring CKE high and provide at least one NOP or DESELECT command. At this point the CKE input changes from a LVCMOS input to a SSTL2 input only and will remain a SSTL_2 input unless a power cycle occurs.
- 7. Perform a PRECHARGE ALL command.
- 8. Wait at least ^tRP time, during this time NOPs or DESELECT commands must be given.
- 9. Using the LMR command program the Extended Mode Register (E0 = 0 to enable the DLL and $E1 =$ 0 for normal drive or $E1 = 1$ for reduced drive, $E2$ through En must be set to 0; where $n = \text{most sig}$ nificant bit).
- 10. Wait at least ^tMRD time, only NOPs or DESELECT commands are allowed.
- 11. Using the LMR command program the Mode Register to set operating parameters and to reset the DLL. Note at least 200 clock cycles are required between a DLL reset and any READ command.
- 12. Wait at least 'MRD time, only NOPs or DESELECT commands are allowed.
- 13. Issue a PRECHARGE ALL command.
- 14. Wait at least ^tRP time, only NOPs or DESELECT commands are allowed.
- 15. Issue an AUTO REFRESH command (Note this may be moved prior to step 13).
- 16. Wait at least ^tRFC time, only NOPs or DESELECT commands are allowed.
- 17. Issue an AUTO REFRESH command (Note this may be moved prior to step 13).
- 18. Wait at least ^tRFC time, only NOPs or DESELECT commands are allowed.
- 19. Although not required by the Micron device, JEDEC requires a LMR command to clear the DLL bit (set M8 = 0). If a LMR command is issued the same operating parameters should be utilized as in step 11.
- 20. Wait at least ^tMRD time, only NOPs or DESELECT commands are allowed.
- 21. At this point the DRAM is ready for any valid command. Note 200 clock cycles are required between step 11 (DLL Reset) and any READ command.

DRAM is ready for any valid command \sqrt{U}

21

256MB, 512MB, 1GB, 2GB (x72, ECC, PLL, DR) 184-PIN DDR SDRAM RDIMM

Table 19: Register Timing Requirements and Switching Characteristics Note: 1

NOTE:

- 1. The timing and switching specifications for the register listed above are critical for proper operation of DDR SDRAM Registered DIMMs. These are meant to be a subset of the parameters for the specific device used on the module. Detailed information for this register is available in JEDEC Standard JESD82.
- 2. Data inputs must be low a minimum time of t_{act} max, after RESET# is taken HIGH.
- 3. Data and clock inputs must be held at valid levels (not floating) a minimum time of t_{inact} max, after RESET# is taken LOW.
- 4. For data signal input slew rate ≥ 1 V/ns.
- 5. For data signal input slew rate ≥ 0.5 V/ns and < 1V/ns.
- 6. CK, CK# signals input slew rate ≥ 1V/ns.

<u>icron</u>

256MB, 512MB, 1GB, 2GB (x72, ECC, PLL, DR) 184-PIN DDR SDRAM RDIMM

Table 20: PLL Clock Driver Timing Requirements and Switching Characteristics Note: 1

NOTE:

- 1. The timing and switching specifications for the PLL listed above are critical for proper operation of the DDR SDRAM Registered DIMMs. These are meant to be a subset of the parameters for the specific device used on the module. Detailed information for this PLL is available in JEDEC Standard JESD82.
- 2. The PLL must be able to handle spread spectrum induced skew.
- 3. Operating clock frequency indicates a range over which the PLL must be able to lock, but in which it is not required to meet the other timing parameters. (Used for low speed system debug.)
- 4. Stabilization time is the time required for the integrated PLL circuit to obtain phase lock of its feedback signal to its reference signal after power up.
- 5. Static Phase Offset does not include Jitter.
- 6. Period Jitter and Half-Period Jitter specifications are separate specifications that must be met independently of each other.
- 7. The Output Slew Rate is determined from the IBIS model:

Figure 11: Component Case Temperature Vs. Air Flow

NOTE:

Micron

- 1. Micron Technology, Inc., recommends a minimum air flow of 1 meter/second (~197 LFM) across modules when installed in a system.
- 2. The component case temperature measurements shown above were obtained experimentally. The typical system to be used for experimental purposes is a dual-processor 600 MHz work station, fully loaded, with four comparable registered memory modules. Case temperatures charted represent worst-case component locations on modules installed in the internal slots of the system.
- 3. Temperature versus air speed data is obtained by performing experiments with the system motherboard removed from its case and mounted in a Eiffel-type low air speed wind tunnel. Peripheral devices installed on the system motherboard for testing are the processor(s) and video card, all other peripheral devices are mounted outside of the wind tunnel test chamber.
- 4. The memory diagnostic software used for determining worst-case component temperatures is a memory diagnostic software application developed for internal use by Micron Technology, Inc.

256MB, 512MB, 1GB, 2GB (x72, ECC, PLL, DR) 184-PIN DDR SDRAM RDIMM

SPD Clock and Data Conventions

Data states on the SDA line can change only during SCL LOW. SDA state changes during SCL HIGH are reserved for indicating start and stop conditions (as shown in Figure 12, Data Validity, and Figure 13, Definition of Start and Stop).

SPD Start Condition

All commands are preceded by the start condition, which is a HIGH-to-LOW transition of SDA when SCL is HIGH. The SPD device continuously monitors the SDA and SCL lines for the start condition and will not respond to any command until this condition has been met.

SPD Stop Condition

All communications are terminated by a stop condition, which is a LOW-to-HIGH transition of SDA when SCL is HIGH. The stop condition is also used to place the SPD device into standby power mode.

SPD Acknowledge

Acknowledge is a software convention used to indicate successful data transfers. The transmitting device, either master or slave, will release the bus after transmitting eight bits. During the ninth clock cycle, the receiver will pull the SDA line LOW to acknowledge that it received the eight bits of data (as shown in Figure 14, Acknowledge Response From Receiver).

The SPD device will always respond with an acknowledge after recognition of a start condition and its slave address. If both the device and a WRITE operation have been selected, the SPD device will respond with an acknowledge after the receipt of each subsequent eight-bit word. In the read mode the SPD device will transmit eight bits of data, release the SDA line and monitor the line for an acknowledge. If an acknowledge is detected and no stop condition is generated by the master, the slave will continue to transmit data. If an acknowledge is not detected, the slave will terminate further data transmissions and await the stop condition to return to standby power mode.

Figure 12: Data Validity Figure 13: Definition of Start and Stop

256MB, 512MB, 1GB, 2GB (x72, ECC, PLL, DR) 184-PIN DDR SDRAM RDIMM

Table 21: EEPROM Device Select Code

Most significant bit (b7) is sent first

Table 22: EEPROM Operating Modes

Figure 15: SPD EEPROM Timing Diagram

WWW UNDEFINED

Acron®

256MB, 512MB, 1GB, 2GB (x72, ECC, PLL, DR) 184-PIN DDR SDRAM RDIMM

Table 23: Serial Presence-Detect EEPROM DC Operating Conditions

All voltages referenced to Vss; VDDSPD = $+2.3V$ to $+3.6V$

Table 24: Serial Presence-Detect EEPROM AC Operating Conditions

All voltages referenced to Vss; VDDSPD = $+2.3V$ to $+3.6V$

NOTE:

- 1. To avoid spurious START and STOP conditions, a minimum delay is placed between SCL = 1 and the falling or rising edge of SDA.
- 2. This parameter is sampled.
- 3. For a reSTART condition, or following a WRITE cycle.
- 4. The SPD EEPROM WRITE cycle time (^tWRC) is the time from a valid stop condition of a write sequence to the end of the EEPROM internal erase/program cycle. During the WRITE cycle, the EEPROM bus interface circuit is disabled, SDA remains HIGH due to pull-up resistor, and the EEPROM does not respond to its slave address.

Table 25: Serial Presence-Detect Matrix – 256MB, 512MB, and 1GB

"1"/"0": Serial Data, "driven to HIGH"/"driven to LOW"; notes appear on page 33

256MB, 512MB, 1GB, 2GB (x72, ECC, PLL, DR) 184-PIN DDR SDRAM RDIMM

Table 25: Serial Presence-Detect Matrix – 256MB, 512MB, and 1GB (Continued)

"1"/"0": Serial Data, "driven to HIGH"/"driven to LOW"; notes appear on page 33

NOTE:

1. Value for -262/-26A ^tCK set to 7ns (0x70) for optimum BIOS compatibility. Actual device spec. value is 7.5ns.

2. The value of ^tRAS used for -262/-26A/-265 modules is calculated from ^tRC - ^tRP. Actual device spec. value is 40 ns.

3. The JEDEC SPD specification allows fast or slow slew rate values for these bytes. The worst-case (slow slew rate) value is represented here. Systems requiring the fast slew rate setup and hold values are supported, provided the faster minimum slew rate is met.

256MB, 512MB, 1GB, 2GB (x72, ECC, PLL, DR) 184-PIN DDR SDRAM RDIMM

Table 26: Serial Presence-Detect Matrix – 2GB

"1"/"0": Serial Data, "driven to HIGH"/"driven to LOW"; notes appear on page 33

256MB, 512MB, 1GB, 2GB (x72, ECC, PLL, DR) 184-PIN DDR SDRAM RDIMM

Table 26: Serial Presence-Detect Matrix – 2GB (Continued)

"1"/"0": Serial Data, "driven to HIGH"/"driven to LOW"; notes appear on page 33

NOTE:

1. Value for -262/-26A ^tCK set to 7ns (0x70) for optimum BIOS compatibility. Actual device spec. value is 7.5ns.

2. The value of ^tRAS used for -262/-26A/-265 modules is calculated from ^tRC - ^tRP. Actual device spec. value is 40 ns.

3. The JEDEC SPD specification allows fast or slow slew rate values for these bytes. The worst-case (slow slew rate) value is represented here. Systems requiring the fast slew rate setup and hold values are supported, provided the faster minimum slew rate is met.

 256MB, 512MB, 1GB, 2GB (x72, ECC, PLL, DR)

184-PIN DDR SDRAM RDIMM

NOTE:

Micron

All dimensions are in inches (millimeters); $\frac{\text{MAX}}{\text{MIN}}$ or typical where noted. MIN

Figure 17: 184-Pin DIMM Dimensions (Low-Profile)

NOTE:

All dimensions are in inches (millimeters); $\frac{\text{MAX}}{\text{MIN}}$ or typical where noted. MIN

Data Sheet Designation

Micron

Released (No Mark): This data sheet contains minimum and maximum limits specified over the complete power supply and temperature range for production devices. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.

8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-3900 E-mail: prodmktg@micron.com, Internet: http://www.micron.com, Customer Comment Line: 800-932-4992 Micron, the M logo, and the Micron logo are trademarks of Micron Technology, Inc.