### **General Description**

The MAX22192 is an IEC 61131-2 compliant industrial digital input device with integrated digital isolation. The MAX22192 translates eight, 24V current-sinking, industrial inputs to an isolated serialized SPI-compatible output that interfaces with 1.71V to 5.5V logic voltage. A currentsetting resistor allows the MAX22192 to be configured for Type 1, Type 2, or Type 3 inputs. For proximity switches, the field-wiring is verified using the wire break feature. When wire break is enabled, the LFAULT output is asserted and a register flag set if the input current drops below the wire break threshold for more than 20ms. Additional diagnostics that assert LFAULT include: overtemperature protection, low 24V field supply, 24V field supply missing, and CRC communication error.

For robust operation in industrial environments, each input includes a programmable glitch filter. The filter delay on each channel can be independently programmed to one of eight values between 50µs and 20ms, or filter bypass.

The MAX22192 has an isolated 4-pin SPI interface, and in addition uses isolated LLATCH input for synchronizing input data across multiple devices in parallel, and isolated LFAULT output for instantly alerting the host of any diagnostic issues. The digital signals with a name starting with L are logic-side signals, and the digital signals with a name starting with F are field-side signals.

The MAX22192 field-side accepts a single 7V to 65V supply to the  $V_{DD24F}$  pin. When powered by the field supply, the MAX22192 generates a 3.3V output on the  $V_{\text{DD3F}}$  pin from an integrated LDO regulator, which can provide up to 25mA of current for external loads in addition to powering the MAX22192. Alternatively, the MAX22192 can be powered from a 3.0V to 5.5V supply connected to the  $V_{\text{DD3F}}$ pin. The logic-side of the MAX22192 is powered from a single 1.71V to 5.5V supply to the  $V_{\text{DDL}}$  pin to interface with 1.8V, 3.3V, or 5V logic levels.

The MAX22192 has an isolation rating of  $600V<sub>RMS</sub>$  for 60 seconds and is available in a 70-pin GQFN package with 2.3mm clearance and creepage. The package material has a minimum comparative tracking index (CTI) of 600V, which gives it a group I rating in creepage tables.

### **Benefits and Features**

- High Integration Reduces BOM Count and Board Space
	- Eight Input Channels with Serializer
	- Integrated Isolation of  $600V<sub>RMS</sub>$  for 60s (V<sub>ISO</sub>)
	- Operates Directly from Field Supply (7V to 65V)
	- Compatible with 1.8V, 3.3V or 5V Logic
	- 6mm x 10mm GQFN Package
- Reduced Power and Heat Dissipation
	- Accurate Input-Current Limiters
	- Energyless Field-Side LED Drivers
- Fault Tolerant with Built-In Diagnostics
	- Input Protection to ±40V with Low-Input Leakage **Current**
	- Wire-Break Detection
	- Integrated Field-Supply Voltage Monitors
	- Integrated Overtemperature Monitors
	- 5-Bit CRC Code Generation for Error Detection
- Configurability Enables a Wide Range of Applications
	- Configurable IEC 61131-2 Type 1, 2, 3 Inputs
	- Configurable Input Current-Limiting from 0.5mA to 3.4mA
	- Selectable Input Glitch Filter
	- Capable of Daisy-Chaining Other Field-Side Devices Sharing Isolated SPI
- Robust Design
	- ±8kV Contact ESD and ±15kV Air-Gap ESD Using Minimum 1kΩ Resistor
	- ±1kV Surge Tolerant Using Minimum 1kΩ Resistor
	- -40°C to +125°C Ambient Operating Temperature

### **Applications**

- Programmable Logic Controllers
- Industrial Automation
- **Process Automation**

### **Safety Regulatory Approvals**

- UL According to UL1577
- cUL According to CSA Bulletin 5A

*[Ordering Information](#page-50-0) and [Typical Operating Circuits](#page-48-0) appear at end of data sheet.*



# **Isolated Octal Digital Input**



### <span id="page-2-0"></span>**Absolute Maximum Ratings**





Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these<br>or any other conditions beyond those in *device reliability.*

### <span id="page-2-1"></span>**Package Information**



Package thermal resistances were obtained using the method described in JEDEC specification JESD51-7, using a four-layer board. For detailed information on package thermal considerations, refer to **[www.maximintegrated.com/thermal-tutorial](http://www.maximintegrated.com/thermal-tutorial)**.

For the latest package outline information and land patterns (footprints), go to **[www.maximintegrated.com/packages](http://www.maximintegrated.com/packages)**. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

## **DC Electrical Characteristics**

 $V_{LF}$  -  $V_{GNDF}$  = +3.0V to +5.5V,  $V_{DD3F}$  -  $V_{GNDF}$  = +3.0V to +5.5V,  $V_{DD24F}$  -  $V_{GNDF}$  = +7V to +65V,  $V_{DDL}$  -  $V_{GNDL}$  = +1.71V to +5.5V,  ${\sf T}_{\sf A}$  = -40°C to +125°C, unless otherwise noted. Typical values are at V<sub>LF</sub> - V<sub>GNDF</sub> = +3.3V, V<sub>DD3F</sub> - V<sub>GNDF</sub> = +3.3V, V<sub>DD24F</sub> - V<sub>GNDF</sub> = +24V, V<sub>DDL</sub> - V<sub>GNDL</sub> = +3.3V, V<sub>IN\_</sub> = +24V, C<sub>L</sub> = 15pF and T<sub>A</sub> = +25°C. (Note 1)



# **DC Electrical Characteristics (continued)**

 $V_{LF}$  -  $V_{GNDF}$  = +3.0V to +5.5V,  $V_{DD3F}$  -  $V_{GNDF}$  = +3.0V to +5.5V,  $V_{DD24F}$  -  $V_{GNDF}$  = +7V to +65V,  $V_{DDL}$  -  $V_{GNDL}$  = +1.71V to +5.5V, T<sub>A</sub> = -40°C to +125°C, unless otherwise noted. Typical values are at V<sub>LF</sub> - V<sub>GNDF</sub> = +3.3V, V<sub>DD3F</sub> - V<sub>GNDF</sub> = +3.3V, V<sub>DD24F</sub> - V<sub>GNDF</sub>  $= +24V$ ,  $V_{DDL}$  -  $V_{GNDL}$  = +3.3V,  $V_{IN}$  = +24V,  $C_L$  = 15pF and  $T_A$  = +25°C. (Note 1)



## **DC Electrical Characteristics (continued)**

 $V_{LF}$  -  $V_{GNDF}$  = +3.0V to +5.5V,  $V_{DD3F}$  -  $V_{GNDF}$  = +3.0V to +5.5V,  $V_{DD24F}$  -  $V_{GNDF}$  = +7V to +65V,  $V_{DDL}$  -  $V_{GNDL}$  = +1.71V to +5.5V,  $T_A$  = -40°C to +125°C, unless otherwise noted. Typical values are at V<sub>LF</sub> - V<sub>GNDF</sub> = +3.3V, V<sub>DD3F</sub> - V<sub>GNDF</sub> = +3.3V, V<sub>DD24F</sub> - V<sub>GNDF</sub>  $= +24V$ ,  $V_{DDL}$  -  $V_{GNDL}$  = +3.3V,  $V_{IN}$  = +24V,  $C_L$  = 15pF and  $T_A$  = +25°C. (Note 1)



# **DC Electrical Characteristics (continued)**

 $V_{LF}$  -  $V_{GNDF}$  = +3.0V to +5.5V,  $V_{DD3F}$  -  $V_{GNDF}$  = +3.0V to +5.5V,  $V_{DD24F}$  -  $V_{GNDF}$  = +7V to +65V,  $V_{DDL}$  -  $V_{GNDL}$  = +1.71V to +5.5V,  $T_A$  = -40°C to +125°C, unless otherwise noted. Typical values are at V<sub>LF</sub> - V<sub>GNDF</sub> = +3.3V, V<sub>DD3F</sub> - V<sub>GNDF</sub> = +3.3V, V<sub>DD24F</sub> - V<sub>GNDF</sub>  $= +24V$ ,  $V_{DDL}$  -  $V_{GNDL}$  = +3.3V,  $V_{IN}$  = +24V,  $C_L$  = 15pF and  $T_A$  = +25°C. (Note 1)



# **DC Electrical Characteristics (continued)**

 $V_{LF}$  -  $V_{GNDF}$  = +3.0V to +5.5V,  $V_{DD3F}$  -  $V_{GNDF}$  = +3.0V to +5.5V,  $V_{DD24F}$  -  $V_{GNDF}$  = +7V to +65V,  $V_{DDL}$  -  $V_{GNDL}$  = +1.71V to +5.5V,  $T_A = -40^{\circ}$ C to +125°C, unless otherwise noted. Typical values are at V<sub>LF</sub> - V<sub>GNDF</sub> = +3.3V, V<sub>DD3F</sub> - V<sub>GNDF</sub> = +3.3V, V<sub>DD24F</sub> - V<sub>GNDF</sub> = +24V, V<sub>DDL</sub> - V<sub>GNDL</sub> = +3.3V, V<sub>IN</sub> = +24V, C<sub>L</sub> = 15pF and T<sub>A</sub> = +25°C. (Note 1)



### **Dynamic Electrical Characteristics**

 $V_{LF}$  -  $V_{GNDF}$  = +3.0V to +5.5V,  $V_{DD3F}$  -  $V_{GNDF}$  = +3.0V to +5.5V,  $V_{DD24F}$  -  $V_{GNDF}$  = +7V to +65V,  $V_{DDL}$  -  $V_{GNDL}$  = +1.71V to +5.5V,  $T_A$  = -40°C to +125°C, unless otherwise noted. Typical values are at V<sub>LF</sub> - V<sub>GNDF</sub> = +3.3V, V<sub>DD3F</sub> - V<sub>GNDF</sub> = +3.3V, V<sub>DD24F</sub> - V<sub>GNDF</sub> = +24V,  $V_{DDL}$  -  $V_{GNDL}$  = +3.3V,  $V_{IN}$  = +24V, C<sub>L</sub> = 15pF and T<sub>A</sub> = +25°C. (Note 1)



### **Dynamic Electrical Characteristics (continued)**

 $V_{LF}$  -  $V_{GNDF}$  = +3.0V to +5.5V,  $V_{DD3F}$  -  $V_{GNDF}$  = +3.0V to +5.5V,  $V_{DD24F}$  -  $V_{GNDF}$  = +7V to +65V,  $V_{DDL}$  -  $V_{GNDL}$  = +1.71V to +5.5V, T<sub>A</sub> = -40°C to +125°C, unless otherwise noted. Typical values are at V<sub>LF</sub> - V<sub>GNDF</sub> = +3.3V, V<sub>DD3F</sub> - V<sub>GNDF</sub> = +3.3V, V<sub>DD24F</sub> - V<sub>GNDF</sub> = +24V, V<sub>DDL</sub> - V<sub>GNDL</sub> = +3.3V, V<sub>IN</sub> = +24V, C<sub>L</sub> = 15pF and T<sub>A</sub> = +25°C. (Note 1)



**Note 1:** All units are production tested at  $T_A = +25^\circ \text{C}$ . Specifications over temperature are guaranteed by design.

**Note 2:** External resistor REFDI is selected to set any desired current limit between 0.48mA and 3.39mA (typical values). The current limit accuracy of ±11% is guaranteed for values greater or equal to 2mA.

**Note 3:** All currents into the device are positive. All currents out of the device are negative. All voltages are referenced to their respective ground (GNDF and GNDL), unless otherwise noted.

**Note 4:** CMTI is the maximum sustainable common-mode voltage slew rate while maintaining the correct output. CMTI applies to both rising and falling common-mode voltage edges. Tested with the transient generator connected between GNDF and GNDL.

<span id="page-8-0"></span>

*Figure 1. SPI Timing Diagram* 

### **Insulation Characteristics**



**Note 5:** V<sub>ISO</sub> is defined by the IEC 60747-5-5 standard.

**Note 6:** Product is qualified at V<sub>ISO</sub> for 60s and 100% production tested at 120% of V<sub>ISO</sub> for 1s.

**Note 7:** Capacitance is measured with all logic pins on field-side and logic-side tied together.

### **ESD Protection**



### **ESD and EMC Characteristics**



# **Safety Regulatory Approvals**



### **Safety Limits**

Damage to the IC can result in a low-resistance path to ground or to the supply and, without current limiting, the MAX22192 could dissipate an excessive amount of power. Excessive power dissipation can damage the die and result in damage to the isolation barrier, potentially causing downstream issues. Table  $1$  shows the safety limits for the MAX22192.

The maximum safety temperature  $(T<sub>S</sub>)$  for the device is the 150°C maximum junction temperature specified in the *[Absolute Maximum Ratings](#page-2-0)*. The power dissipation (PD) and junction-to-ambient thermal impedance  $(θ<sub>JA</sub>)$  determine

# <span id="page-10-1"></span>**THERMAL DERATING CURVE FOR SAFETY POWER LIMITING** 2500 MULTILAYER **BOARD** 2000  $(Mm)$ SAFE POWER LIMIT (mW) SAFE POWER LIMIT 1500 1000 500  $\Omega$ 0 25 50 75 100 125 150 175 200 AMBIENT TEMPERATURE (°C)

*Figure 2. Thermal Derating Curve for Safety Power Limiting Figure 3. Thermal Derating Curve for Safety Current Limiting*

# MAX22192 Octal Industrial Digital Input with Diagnostics and Digital Isolation

the junction temperature. Thermal impedance values  $(θ_{JA}$ and θ<sub>JC</sub>) are available in the *[Package Information](#page-2-1)* section of the data sheet. The power dissipation  $(P_D)$  can be calculated as:

$$
P_D = \sum (V_{IN} \times I_{IN}) + V_{DD24F} \times I_{DD24F} + V_{LE} \times I_{IDL}
$$

Calculate the junction temperature  $(T_J)$  as:

$$
T_J = T_A + (P_D \times \theta_{JA})
$$

[Figure 2](#page-10-1) and [Figure 3](#page-10-2) show the thermal derating curve for safety limiting the power and the current of the device. Ensure that the junction temperature does not exceed 150°C.

<span id="page-10-2"></span>

### <span id="page-10-0"></span>**Table 1. Safety Limiting Values for the MAX22192**



### **Typical Operating Characteristics**



### **Typical Operating Characteristics (continued)**



# **Typical Operating Characteristics (continued)**













### **Typical Operating Characteristics (continued)**













# **Pin Configurations**



# **Pin Description**



# **Pin Description (continued)**



# **Pin Description (continued)**



# **Pin Description (continued)**



# **Functional Block Diagram**



### **Detailed Description**

The MAX22192 senses the state (on, high or off, low) of eight digital inputs. The voltages at the IN1 to IN8 input pins are compared against internal references to determine whether the sensor is ON (logic 1) or OFF (logic 0). All eight inputs are simultaneously latched by the assertion of either LLATCH or LCS, and the data made available in a serialized format using the isolated SPI interface. Placing a 7.5kΩ current-setting resistor between REFDI and GNDF, and a 1.5kΩ resistor between each field input and the corresponding IN input pin ensures that the current at the ON and OFF trip points, as well as the voltage at the trip points, satisfy the requirements of IEC 61131-2 for Type 1 and Type 3 inputs. The current sunk by each input pin rises linearly with input voltage until the level set by the current limiter is reached; any voltage increase beyond this point does not increase the input current. Limiting the input current ensures compliance with IEC 61131-2 while significantly reducing power dissipation compared to traditional resistive inputs.

The current-setting resistor RRFFDI can be calculated using this equation:

 $R$ REFDI = 17.63V /  $I$ INLIM

### **Input Filters**

Each input (IN1–IN8) has a programmable filter and input data can be filtered to reduce noise, or it can be read directly for more rapid response. Bit FBP in the corresponding FLT register is used to bypass the filter or to enable the filter. One of eight filter delays (50µs, 100µs, 400µs, 800µs, 1.6ms, 3.2ms, 12.8ms, 20ms) can be independently selected for each channel. Noise rejection is accomplished through a nonrollover up-down counter where the state of the field input controls the counting direction (up or down). The filter uses an up-down counter fed by a 200kHz clock. If the input is high, it counts up; if the input is low, it counts down. The filter output is updated when the counter hits the upper or lower limit, with the upper limit depending on the selected filter delay and the lower limit being zero regardless of the filter delay. The low-to-high transition of the filter occurs when the counter reaches the upper limit. The high-to-low transition occurs when the counter reaches the lower limit. There is no rollover; counting simply stops when the upper or lower limit is hit. The filter delay is the time it takes to reach the upper/lower limit in response to a step input when the counter starts from the lower/upper limit.



If the input is not a step function, but is bouncing, as shown in [Figure 5,](#page-21-1) the output changes state after a total delay of:

Total Delay = Filter Delay  $+ 2 \times$  (Total Time at the Old State)

In the example in [Figure 5](#page-21-1), the filter has a nominal delay of 1.6ms, and the input returns high for two 0.2ms periods after the first transition from high to low. These transitions back to the high state extend the time before the output of the filter switches. Total Delay =  $1.6 \text{ms} + 2 \times (0.2 \text{ms} +$  $0.2ms$  = 2.4ms.

### <span id="page-21-0"></span>**Wire-Break Detection**

Each input (IN1–IN8) includes a second threshold comparator that can be individually enabled to verify the integrity of field wiring. The comparator senses the presence of the small input current produced by a two-wire proximity sensor in its open state, or the current from an open switch with a diagnostic resistor placed across it.

# MAX22192 Octal Industrial Digital Input with Diagnostics and Digital Isolation

The wire break current threshold is set by placing a resistor between REFWB and GNDF, and is adjustable from 50µA to 470µA. If this current is missing, due to an openwire or a wire shorted to GNDF, the comparator trips, and after filtering, sets a corresponding sticky bit in the WB register. Bits in this register remain set until the register is read, which automatically clears all bits in the register. All wire-break detectors include a fixed 20ms filter, and like the input data, the input to the WB register is frozen when either LCS or LLATCH is held low. The eight wire-break flags are ORed together to produce the WBG flag in the FAULT1 register. This flag remains set until all flags in the WB register have been cleared.

The wire-break threshold resistor RREFWB can be calculated using this equation:

$$
R_{REFWB} = 2.44V \div I_{WB}
$$

<span id="page-21-1"></span>

*Figure 5. MAX22192 Digital Filter*

### **Type 2 Sensor Inputs**

The additional input current (6mA min) and associated power dissipation of the Type 2 input requires the use of two MAX22192 inputs in parallel. The current of each channel is set to a nominal 3.39mA (6.78mA total) by placing a 5.2kΩ resistor from REFDI to GNDF. The proper voltage drop across the input resistor is maintained by reducing the resistance from 1.5kΩ to 1kΩ for each MAX22192 channel. For proper surge protection, it is important that each MAX22192 input has its own resistor. Any two MAX22192 channels can be used; they need not be contiguous ([Figure 6\)](#page-22-0). Either channel can be read to determine the input state. The additional power dissipation from this Type 2 configuration can reduce the maximum ambient operating temperature, especially when all the inputs are high, the MAX22192 is powered by  $V_{DD24F}$ more than 30V, or  $V_{\text{DD3F}}$  has additional load.

<span id="page-22-0"></span>

*Figure 6. Implementing a 4-Channel Type 2 Digital Input with MAX22192*

### **Energyless LED Drivers**

When IN\_ is determined to be ON, its input current is diverted to the LED\_ pin and flows from that pin to GNDF. Placing an LED between LED\_ and GNDF provides an indication of the input state without increasing overall power dissipation. If the indicator LEDs are not used, connect LED\_ to GNDF.

### **Programmable Auxiliary LEDs**

LEDR\_ and LEDC\_ pins can be configured as LED drivers for a  $3 \times 3$  LED crossbar matrix by setting the DIR bit low in the GPO register. LEDR pins are open-drain pulldown drivers to be connected to LED's cathode, and LEDC\_ pins are open-drain pullup drivers to be connected to LED's anode (see [Figure 7](#page-23-0)). This offers a pin-optimized configuration for driving nine LEDs. One LED, located at row 2 column 2 (R2C2), is dedicated to the status of the  $V_{DD24F}$  supply. It is on when  $V_{DD24F}$  supply voltage is above the 24VM voltage missing threshold. The remaining eight LEDs are typically configured to indicate the wire break status of eight channels, but can also be used for other purposes. Each LED's On or Off status is controlled by setting the corresponding bit in the LED register. LEDs in the On state are driven with a 33% duty cycle, 1kHz square wave powered by V<sub>DD3F</sub> supply. Each LED's oncurrent is set by a current-limiting resistor in series with

<span id="page-23-0"></span>

<span id="page-23-1"></span>*Figure 7. MAX22192 LED Matrix (LEDR\_, LEDC\_)*

# MAX22192 Octal Industrial Digital Input with Diagnostics and Digital Isolation

each LEDC\_ output [\(Figure 7\)](#page-23-1). Current from each resistor flows through only one LED at a time.

When powering the MAX22192 directly from the  $V_{DD24F}$ field supply, the  $V_{DD3F}$  is powered from  $V_{DD24F}$  using an internal LDO. Care should be taken not to exceed the maximum power dissipation ratings (see the *[Absolute](#page-2-0)  [Maximum Ratings](#page-2-0)* section). Since the LEDs draw current ultimately from  $V_{DD24F}$  supply, each LED in the On state generates approximately the same amount of power dissipation as an input channel in the On state. This is not a concern when the LEDs are used as wire-break indicators, because for each LED that is on, at least one input is in wire-break and guaranteed to be off.

### **LEDR\_ and LEDC\_ as GPOs**

The LEDR\_ and LEDC\_ pins used for the LED driver matrix can also be configured as push-pull GPO pins. It provides further flexibility and allows general purpose steady-state signals to be created without multiplexing. Set the DIR bit in the GPO register to high to configure the pins as direct drive outputs and disable the LED matrix drivers. The output state of each pin is configured by the corresponding bits (bits [5:0]) in the GPO register, 0 as output low and 1 as output high (see the *[Register Detailed](#page-36-0)  [Description](#page-36-0)* section).

### **Fault Detection and Monitoring**

FFAULT is an open-drain output that can be wire ORed with other open-drain field-side outputs and used to notify the host processor of a fault. When enabled, FFAULT goes low to indicate that one or more of the flags in the FAULT1 register have been set. These faults include: V<sub>DD24F</sub> low voltage alarm (24VL),  $V_{DD24F}$  voltage missing alarm (24VM), overtemperature alarm 1 (ALRMT1), overtemperature alarm 2 (ALRMT2), CRC error detected on the previous SPI frame (CRC), power-on-reset event (POR), wire-break group error detected (WBG), and sources from the FAULT2 register. The FFAULT pin can be configured to be asserted by one or more fault flags if the corresponding fault bits are enabled in the FAULT1EN or FAULT2EN registers. The enabled bits do not affect the flags in the FAULT1 register, they only affect the FFAULT pin. Flags ALRMT1, ALRMT2, 24VL, and 24VM in the FAULT1 register are latched; they remain set until read even if the fault goes away. WBG is equivalent to the ORed output of the individual wire-break flags (WB[7:0]), which are latched until cleared by reading the WB register. CRC is not latched, but remains set until an uncorrupted SPI frame is received.

The STK bit in the GPO register configures the FFAULT pin to be sticky or to clear when the fault is removed. For example: if a low voltage condition on  $V_{DD24F}$  is detected, the 24VL bit in the FAULT1 register is set and FFAULT asserts low provided bit 24VLE in the FAULT1EN register is set. If  $V_{DD24F}$  then returns to normal levels, the 24VL bit in the FAULT1 register remains set until read; however the state of FFAULT pin depends on configuration bit STK in the GPO register. If STK is low, the FFAULT pin is not sticky and clears when the fault goes away even though the 24VL bit remains set. If STK is high, then the FFAULT pin reflects the state of the bit in the FAULT1 register and remains set until the bit is cleared by reading the FAULT1 register. The minimum pulse width for the FFAULT pin asserting low is 1µs typical. This ensures adequate time for the assertion of FFAULT to be recognized by the host even if the fault was present for a shorter time.

The power-on default for the FAULT1EN register is to enable CRC and POR. The FFAULT pin is in the nonsticky mode.

The MAX22192 provides an isolated LFAULT pin on the logic-side. The FFAULT signal can be isolated by con-

# MAX22192 Octal Industrial Digital Input with Diagnostics and Digital Isolation

necting the FFAULT pin to the IFAULT pin on the fieldside, which is the input of the FAULT isolation channel. The FAULT isolation channel can be shared by multiple field-side devices by wiring OR with other open-drain FAULT outputs, and connecting all field-side FAULT signals to IFAULT pin.

### **Clearing Bits in the FAULT1 Register**

24VL and 24VM sticky (or latched) bits in the FAULT1 register can be read and cleared either through a direct read of the FAULT1 register, or through a SPI Mode 0 or Mode 2 read or write command if bit 24VF in the CFG register is equal to 0. SPI Modes 0 and 2 transactions read and clear bits 24VL and 24VM ([Table 5](#page-33-0)). This valid SPI transaction also clears the CRC bit. Note that the CRC bit is only active in Modes 0 and 2 since the CRC code is only generated in these two modes. The WBG bit in the FAULT1 register is the real-time ORed value of bits WB[7:0] in the WB register and the WBG bit is not cleared by reading the FAULT1 register. Reading the bits in the WB register clears the WB register and for convenience also clears the WBG bit in the FAULT1 register.



<span id="page-24-0"></span>*Figure 8. FFAULT/LFAULT Output Sources*

### **External V<sub>DD24F</sub> Voltage Monitor**

The EXTVM input controls the  $V_{DD24F}$  field supply voltage monitoring thresholds for both the  $V_{DD24F}$  low voltage alarm (24VL) and the  $V_{DD24F}$  voltage missing alarm (24VM). When the EXTVM is connected to  $V_{\text{DD3F}}$ , the  $V_{DD24F}$  voltage monitoring on both 24VL and 24VM are turned off, and the 24VL and 24VM bits in the FAULT1 register are always low. This is useful when the MAX22192 is being powered directly from a 3.3V supply on  $V_{\text{DD3F}}$  and  $V_{DD24F}$  is unconnected. When EXTVM is connected to GNDF, the voltage on  $V_{DD24F}$  must be above the internal low voltage and voltage missing thresholds to clear the 24VL and 24VM alarms. To use the user-defined  $V_{DD24F}$ voltage monitoring thresholds, use an external resistive divider to apply an analog voltage directly to EXTVM. The voltage at EXTVM must be greater than the 24VL threshold of 1V ( $V_{24}$ <sub>VL</sub>) nominal, and the 24VM threshold of 0.81V ( $V_{24VM}$ ) nominal to clear the faults. [Figure 9](#page-25-0) shows an example of the  $V_{DD24F}$  being monitored with the use of external resistive divider to set user-defined 24VL and 24VM thresholds,  $V_{DD24}$   $V_L$  and  $V_{DD24}$   $V_M$ .

> $V_{DD24}$   $V_L = V_{24}V_L \times (1 + R2 / R1)$  $V_{DD24}$  VM =  $V_{24VM}$  × (1 + R2 / R1)

### **Short/Open Detection at REFDI and REFWB**

Short or open detection at the REFDI and REFWB pins is implemented by monitoring the current at REFDI and REFWB pin. When more than 550µA of current is detected at the REFDI pin, meaning a short at REFDI, all input channels are disabled, but the REFDI buffer is still on to keep

<span id="page-25-0"></span>

*External Resistor Divider*

# MAX22192 Octal Industrial Digital Input with Diagnostics and Digital Isolation

the detection. When less than a 6.6µA current is detected, meaning an open at REFDI, the 2mA minimum input current is not guaranteed. When open or short at the REFDI pin is detected, the RFDIO or RFDIS bit in the FAULT2 register is set [\(Table 2\)](#page-26-0).

When more than 550µA current is detected at the REFWB pin, meaning a short at the REFWB pin, the wire-break faults are always on even though the input wires are correctly connected. When less than 6.6µA current is detected, meaning an open at REFWB, the wire-break faults are always off even though the input wires are not connected. When open or a short at the REFWB pin is detected, the RFWBO or RFWBS bit in the FAULT2 register is set ([Table 2](#page-26-0)). Note the RFWBO bit is set when the wire-break function of all channels are off, or after poweron-reset (see the *[Register Detailed Description](#page-36-0)* section).

### **Thermal Consideration**

The MAX22192 operates at an ambient temperature of 125°C on a properly designed PCB. Operating at higher voltages, with heavy output loads or driving LEDs while input channels are on increases power dissipation and reduces the maximum allowable operating temperature. See the *[Package Information](#page-2-1)* and *[Absolute Maximum](#page-2-0)  [Ratings](#page-2-0)* sections for safety operation temperature and maximum power dissipation.

The MAX22192 is in thermal shutdown when the thermal shutdown temperature threshold (165°C typical) is exceeded. During thermal shutdown, the internal voltage regulator, input channels, REFDI and REFWB circuitry, and field-side SPI communication are all turned off, except that register values are retained. A thermal shutdown event can be read back from the FAULT2 register once the device is out of thermal shutdown ([Table 2](#page-26-0)).

### **Powering the MAX22192 with the V<sub>DD3F</sub> Pin**

The MAX22192 can alternatively be powered using a  $3.0V-5.5V$  supply connected to the  $V_{\text{DD3F}}$  pin. In this case, a 24V supply is no longer needed and the  $V_{DD24F}$ pin must be left unconnected. This configuration has lower power consumption and heat dissipation since the on-chip LDO voltage regulator is disabled (the  $V_{DD24F}$ undervoltage lockout is below the threshold and automatically disables the LDO). See [Figure 10](#page-26-1) for details.

In this configuration, connect the EXTVM pin to  $V_{\text{DD3F}}$ to disable the  $V_{DD24F}$  voltage monitoring function. Otherwise, the device always indicates a "24V FAULT" due to bits 24VL and 24VM in the FAULT1 register, and the FFAULT pin is always active (low) if the bits are enabled in the FAULT1EN register. To overcome this, set bits 24VLE and 24VME in the FAULT1EN register to 0. *Figure 9. External VDD24F Thresholds Set by EXTVM and* 

# <span id="page-26-0"></span>**Table 2. Thermal Shutdown and Open/Short at REFDI and REFWB**



\**RFWBO is set after power-on-reset or when wire-break detection on all channels are turned off.*



<span id="page-26-1"></span>Figure 10. MAX22192 Field-Side Powered by V<sub>DD3F</sub>, V<sub>DD24F</sub> Unconnected, EXTVM Disabled

### **Digital Isolation**

The MAX22192 provides galvanic isolation for digital signals that are transmitted between two ground domains, GNDF and GNDL. The device withstands up to 600VRMS for up to 60 seconds in the 70-pin GQFN package, which has 2.3mm of creepage and clearance. The package material has a minimum comparative tracking index (CTI) of 600V, giving it a Group I rating in creepage tables.

The MAX22192 offers low-power operation, high electromagnetic interference (EMI) immunity, and stable temperature performance through Maxim's proprietary process technology. The device isolates different ground domains and blocks high-voltage/high-current transients from sensitive or human interface circuitry.

The logic supply voltages  $V_{\text{IF}}$  and  $V_{\text{D}}$  determine the logic levels on the field-side and logic-side, respectively. The  $V_1$   $\vdash$  can be set independetly to any voltage from 3.0V to 5.5V, and the  $V_{\text{DDI}}$  can be set from 1.71V to 5.5V.

### **Isolation Channels**

The MAX22192 provides six isolation channels including CS, SCLK, SDI, SDO, FAULT, and LATCH. The LCS, LSCLK, LSDI, LSDO, LFAULT and LLATCH are logic-side signals, referenced to GNDL. These signals are isolated from field-side and usually interface with microcontrollers or FPGAs. The FCS, FSCLK, FSDI, OSDI, FSDO, FFAULT, IFAULT, OREADY, and IREADY are field-side signals, referenced to GNDF. They can be connected with other field-side SPI and control signals when sharing the MAX22192 isolation channels.

The  $\overline{\text{LCS}}$  and LSCLK are the logic-side isolation inputs, and the FCS and FSCLK are their corresponding fieldside isolation outputs. The  $\overline{CS}$  and SCLK signals from other field-side devices can be connected to FCS and FSCLK when sharing the isolation in the daisy-chain or independent slave mode. The  $\overline{CS}$  signals from other field-side devices should have their own external isolation channels in the independent slave mode. The OSDI is the field-side output of the SDI isolation channel, and the LSDI is the corresponding logic-side input. Connect the OSDI to FSDI in the standalone or independent slave mode. The SDI signals from other field-side devices can be connected to OSDI when sharing the isolation in the independent slave mode. In the daisy-chain mode, connect the OSDI to the SDI of the first field-side device in the chain, and connect FSDI to the SDO of the next to last field-side device in the chain. The MAX22192 is the last device in the chain. The FSDO is the field-side input of the SDO isolation channel, and the LSDO is the corresponding logic-side output. The SDO signals from

# MAX22192 Octal Industrial Digital Input with Diagnostics and Digital Isolation

other field-side devices can be connected to FSDO when sharing the isolation in the independent slave mode. Refer to the *[Typical Operating Circuits](#page-48-0)* for details.

The FFAULT is the field-side active-low open-drain FAULT indicator. Connect the FFAULT output to the IFAULT input to isolate the FAULT signal, and LFAULT is the logic-side open-drain output. When sharing the isolation with other field-side devices, connect the open-drain FAULT signals from other devices to IFAULT. Both FFAULT and LFAULT pins require a pullup resistor.

The OREADY is the field-side active-low READY indicator. OREADY goes low indicating the field-side is powered up and ready for operation. Connect the OREADY output to the IREADY input to isolate the READY signal, and AFS is the logic-side output. When IREADY is high, AFS is low and logic-side outputs are in their default state, indicating the field-side is not ready for operation. When IREADY is low, AFS is high and the MAX22192 operates normally. The READY isolation channel can be shared by other field-side devices by connecting other opendrain READY signals to IREADY. Refer to the *[Typical](#page-48-0)  [Operating Circuits](#page-48-0)* for details.

When sharing the READY isolation channel with other opendrain active-low READY signals such as that of MAX22190, the OREADY signal and the READY signal from the MAX22190s are connected together to the IREADY pin. The IREADY is pulled low when one of the OREADY or READY signal from the MAX22190s is low and ready for operation. Care must be taken on the software to determine if all of the devices are ready. Alternatively, an OR gate can be used between OREADY and other READY signals to guarantee the **IREADY** signal is only pulled low when all the READY signals are low.

The logic-side SDOEN signal is an output enable control for LSDO. It is useful when the MAX22192 isolation channels are shared by other field-side devices in the independent slave mode by enabling the LSDO when LCS is not asserted. When the MAX22192 is operating in standalone or daisy-chain mode, LCS low enables all field-side devices' SPI interface as well as the LSDO output. When the MAX22192 is operating in the independent slave mode, the MAX22192 uses LCS to enable its own SPI, while other field-side devices have their own dedicated CS isolation channel, external to the MAX22192. The independent slave mode requires LSDO to be enabled any time one of the  $\overline{CS}$  signals is asserted, which can be accomplished by asserting SDOEN low. In the case that there is no need for LSDO to be high-impedance, SDOEN can be permanently connected to GNDL. Refer to the *[Typical Operating Circuits](#page-48-0)* for details.

### **SPI Interface**

The MAX22192 has an SPI compatible interface used to read input data, read diagnostic data, and configure all the registers. Each configuration register can be read back to ensure proper configuration. The interface can be operated in one of four modes as controlled by the strapping inputs M0 and M1 ([Table 3\)](#page-28-0). Asserting LCS low latches the state of all inputs and enables the SPI interface. For all modes, data at the LSDI input is sampled on the

### <span id="page-28-0"></span>**Table 3. SPI Interface Modes**



# MAX22192 Octal Industrial Digital Input with Diagnostics and Digital Isolation

rising edge of LSCLK and data at LSDO is updated on the falling edge of LSCLK. The MSB  $(\overline{R}/W)$  bit) is always the first bit of the SPI frame. Transitions of LSCLK while  $\overline{\text{LCS}}$ is deasserted (high) are ignored. LSCLK must idle low when  $\overline{\text{LCS}}$  is asserted.

### **SPI Protocol**

The serial output of the device adheres to the SPI protocol, running with CPHA =  $0$  and CPOL =  $0$ . In all modes, the first 8-bits clocked out of LSDO after LCS is asserted are data bits showing the status of inputs IN8–IN1; this allows for rapid and convenient retrieval of the primary data. For write operations in SPI Modes 0 and 1, the next 8-bits clocked out of LSDO are the status bits of the WB (wire-break) register. This is true even if wire-break detection is not enabled, in which case all bits are 0. For reads in SPI Modes 0 and 1, the second 8-bits are the data from the specified register. See [Figure 11](#page-28-1) for an SPI communication example.

<span id="page-28-1"></span>

*Figure 11. SPI Communication Example (Mode 0)*

SPI Modes 2 and 3 are more complex, since the content of the second byte is determined by the previous instruction. For non-daisy-chain compatible modes (SPI Modes 0 and 1), the read instruction is decoded on-thefly as the SPI frame is clocked in. The instruction is immediately executed and data from the specified register is clocked out in the same SPI frame. This is convenient and quick, but not compatible with daisy-chaining. When daisy-chaining, each unit does not know which portion of the bit stream it should decode until  $\overline{\text{LCS}}$  is deasserted (the frame is finished). To accommodate this, all daisychainable read instructions require two SPI frames. The first frame contains the read instruction and register address, and the second frame returns the register data as the second byte of the frame. This is true regardless of the instruction being clocked in during the second frame.

LLATCH is used to simultaneously capture the input states of the MAX22192s and companion Octal Digital Input device MAX22190s, which are not controlled by the same LCS. This could be MAX22192 and MAX22190s in the same module, or MAX22192s in different modules.

### **Clock Count for Multiples of 8**

For each SPI cycle (between LCS going low and going high), the device counts the number of LSCLK pulses. If it is not a multiple of 8, the SPI input data is discarded and bit FAULT8CK is set in the FAULT2 register.

### **CRC generation**

In SPI Interface Modes 0 and 2, five CRC bits can be used to check data integrity during transfer between the device and an external microcontroller. In applications where the integrity of data transferred is not of concern,

# MAX22192 Octal Industrial Digital Input with Diagnostics and Digital Isolation

the CRC bits can be disabled by operating in SPI modes 1 and 3. The CRC uses the following polynomial:

### $P(x) = x^5 + x^4 + x^2 + x^0$

The 5-bit CRC value is calculated using the first 19 data bits, padded with the 5-bit initial word 00111. The 5-bit CRC result is then appended to the original data bits to create the 24-bit SPI data frame. When the MAX22192 receives a data frame with a CRC error, the CRC error flag (CRC) in the FAULT1 register is set and, if CRCE is set, FFAULT pin is asserted. The CRC bit is not sticky, but does remain set until an error-free frame is received. SPI commands within a corrupted frame are ignored.

### **SPI Power Status**

On the field-side, only the SPI port buffers are powered from the  $V_{LF}$  supply; internal SPI circuits are powered from the V<sub>DD3F</sub> supply. Both V<sub>DD3F</sub> and V<sub>LF</sub> must be valid for SPI communication to take place. In addition to powering the SPI circuits,  $V_{\text{DD3F}}$  also sustains the SPI memory (configuration and status registers). If power is being supplied through  $V_{DD24F}$ , then an auxiliary supply for the memory is also available. The auxiliary supply only sustains the memory, and it does not allow SPI communication. The auxiliary supply takes over if  $V_{\text{DDSF}}$  is lost due to external loading or a thermal shutdown event. When the event is over, the device configuration is maintained and fault information is available in the FAULT registers [\(Table 4\)](#page-29-0).

The logic-side SPI communication is powered from the VDDL supply regardless of the VDD24F or VDD3F status. The internal digital isolation operates normally as long as  $V_{LF}$  and  $V_{DDL}$  voltages are in the normal operating range.



### <span id="page-29-0"></span>**Table 4. SPI Port Power Status**

*\*When V<sub>LF</sub> and V<sub>DDL</sub> are both valid, the internal isolation is powered up and operates normally, and SPI signals are transmitted* between field-side and logic-side, no matter if V<sub>DD24F</sub> or V<sub>DD3F</sub> is valid or not. This is useful when the isolation channels are shared *by multiple field-side devices.*

### **Daisy-Chaining**

For systems with more than eight sensor inputs, multiple field-side devices can be daisy-chained to allow access to all data inputs through a single isolated serial port. When using a daisy-chain configuration on the field-side, connect OSDI to the SDI of the first device in the chain. Connect FSDI to the SDO of the next to last device in the chain. The MAX22192 is the last device in the chain. For all middle links, connect SDI to SDO of the previous device and SDO to SDI of the next device. FCS and FSCLK of all devices in the chain should be connected together in parallel, see [Figure 12,](#page-30-1) which illustrates a 24-input application for daisy-chaining and [Figure 13,](#page-31-0) which shows SPI daisy-chian timing for Mode 3.

### **Configuration Flowchart**

The MAX22192 powers on with default register settings and can be used in default mode to read the data inputs, or it can be configured to match the individual application requirements. Before any register access for configuration or reading data, the MCU needs to wait until AFS goes high indicating that the MAX22192 is powered up and ready for use. Next, the MCU needs to clear the LFAULT pin that asserts low after every power-up event due to the default state (high) of the POR bit in the FAULT1 register. See [Figure 14](#page-32-0) for details.

**Default Mode** (Power-up mode): In this mode, the Wire-Break (WB) function is disabled, all input channel filters

# MAX22192 Octal Industrial Digital Input with Diagnostics and Digital Isolation

(FLT\_) are set to BYPASS, all input channels are enabled, and all fault sources are disabled on the LFAULT pin except the CRC and POR flags. Upon power-up, the POR flag is set to 1. If the  $\overline{LFAULT}$  pin is being used, then a write operation must be performed to the FAULT1 register to reset POR to 0 for normal operating conditions. Now the MAX22192 is ready to be polled to read data from DI register to show the logic state of the eight input channels.

**Configurable Mode**: The MAX22192 can be configured for different parameters based upon the application requirements. The MCU can write to the various registers to set the options for wire break, input channel filters, enabling different fault sources, or disabling specific input channels. In addition, the user can enable features such as driving the LED matrix or making the LFAULT pin sticky or not. Once the configuration is complete, the MAX22192 is ready to be polled to read from DI register to show the logic state of the eight input channels.

**FAULT Asserted**: The MAX22192 uses the open-drain LFAULT pin to indicate to the MCU that a fault has occurred, often by using this pin to trigger an interrupt function within the MCU. The MCU can determine the source of the fault by reading regsiter FAULT1. If bit 5 of the FAULT1 register is set, then register FAULT2 is indicating a fault, and the FAULT2 register must also be read. Reading the FAULT register clears the fault flag, unless the fault condition persists, which would immediately reset the flag.

<span id="page-30-1"></span>

<span id="page-30-0"></span>*Figure 12. SPI Daisy-Chain Diagram*

<span id="page-31-0"></span>



<span id="page-32-0"></span>*Figure 14. MAX22192 Configuration Flowchart*

### <span id="page-33-0"></span>**Table 5. SPI Frames for SPI Modes**

**Mode 0: M1 = 0, M0 = 0**

**Write** 



Read



### **Mode 1: M1 = 0, M0 = 1**

Write



Read



### **Mode 2: M1 = 1, M0 = 0**

Write – Preceding frame was a write or no-op



Write – Preceding frame was a read



Read – Preceding frame was a write or no-op



### **Table 5. SPI Frames for SPI Modes (continued)**

Read – Preceding frame was a read



### **Mode 3: M1 = 1, M0 = 1**

Write – Preceding frame was a write or no-op



Write – Preceding frame was a read



Read – Preceding frame was a write or no-op



Read – Preceding frame was a read



### **Notes:**

*LSDI: CRC generated by external device such as MCU, Data D7*–*D0 clocked out from MCU*

*LSDO: CRC generated by MAX22192, Data D7*–*D0 clocked out from MAX22192 Register*

*NO-OP: No Operation, i.e., write cycle with no valid data to specified address*

*Write Cycle: DI[7:0] and WB[7:0] are from internal latches, whose outputs are frozen when LCS or LLATCH goes low. Bits 24VL, 24VM and WBG are frozen by LCS going low but not by LLATCH.*

*Read Cycle: D7*–*D0 are the register data addressed through LSDI. Bits 24VL, 24VM, and WBG reflect the corresponding bits in the FAULT1 register.*

*Input Channel: Pins are numbered IN1*–*IN8, so input IN1 maps to bit DI0, input IN2 to bit DI1 ... and input IN8 to bit DI7*

 $\mathbf{I}$ 

 $\lceil$ 

# MAX22192 Octal Industrial Digital Input with Diagnostics and Digital Isolation

Τ ┱ -1

1

- 1



 $\overline{\phantom{a}}$ 

H.

Register Type Legend: **Register Type Legend:**

COR: Clear-On-Read<br>MIXED: Some bits are Clear-On-Read type, others are cleared differently. See the <u>Register Detailed Description</u> section for details.<br>0 = Reserved, always 0. COR: Clear-On-Read R: Read only<br>RW: Read and Write RW: Read and Write R: Read only

MIXED: Some bits are Clear-On-Read type, others are cleared differently. See the *[Register Detailed Description](#page-36-0)* section for details.

0 = Reserved, always 0.

# <span id="page-36-0"></span>**Register Detailed Description**

### **WB (Clear-On-Read)**

 $Address = 0x00$ Default =  $0x00$ 



Note: Input Channels are numbered IN1–IN8, so IN1 maps to WB0, IN2 to WB1 ... and IN8 to WB7.

### **DI (Read)**

 $Address = 0x02$ Default =  $0x00$ 



Note: Input Channels are numbered IN1–IN8, so IN1 maps to DI0, IN2 to DI1 ... and IN8 to DI7.

### **FAULT1 (Mixed)**

 $Address = 0x04$ 

Default =  $0x46$ 





\*These flags are "latched" and they remain set until read even if the fault goes away, and are not cleared if the fault condition is still present when the register is read.

### **FLT1 to FLT8 (Read/Write)**

Address =  $0x06 - 0x14$  (increments of 2) Default =  $0x08$ 



### **CFG (Read/Write)**

 $Address = 0x18$ Default =  $0x00$ 



### **INEN (Read/Write)**

Address = 0x1A Default = 0xFF



Note: Input Channels are numbered IN1–IN8, so IN1 maps to CH0, IN2 to CH1 ... and IN8 to CH7.

### **FAULT2 (Clear-On-Read)**

Address =  $0x1C$ Default =  $0x02$ 



### **FAULT2EN (Read/Write)**

Address =  $0x$ <sup>1</sup>E Default =  $0x00$ 



### <span id="page-39-0"></span>**LED (Read/Write)**

Address =  $0x20$ 

Default =  $0x00$ 



### <span id="page-40-0"></span>**GPO (Read/Write)**

Address =  $0x22$ Default =  $0x00$ 



### **FAULT1EN (Read/Write)**

 $Address = 0x24$ Default = 0xC0



### **NOP (N/A)**

 $Address = 0x26$  $Defuit = NIA$ 



### **Applications Information**

### **Power Supply Sequencing**

The MAX22192 does not require special power supply sequencing. The field-side SPI interface logic level  $(V_1_F)$ is set independently from the field supply  $(V_{DD24F})$  or LDO output  $(V_{DD3F})$  levels. The logic levels of field-side and logic-side SPI are also set independently by  $V_1F$  and  $V<sub>DDI</sub>$ . Each supply can be present over the entire specified range regardless of the level or presence of the other supply.

### **Power Supply Decoupling**

To reduce ripple and the chance of introducing data errors, bypass  $V_{DD24F}$ ,  $V_{DD3F}$ , and  $V_{LF}$  with a low-ESR and low-ESL 0.1µF ceramic capacitor in parallel with a 1µF ceramic capacitor to GNDF, respectively. Bypass  $V<sub>DDI</sub>$  with a low-ESR and low-ESL 0.1 $\mu$ F ceramic capacitor in parallel with a 1µF ceramic capacitor to GNDL.

Place the bypass capacitors as close as possible to each power supply input pins.

### **PCB Layout Recommendations**

The PCB designer should follow some critical recommendations in order to get the best performance from the design.

- Keep the input/output traces as short as possible. To keep signal paths low-inductance, avoid using vias.
- Keep the area underneath the MAX22192 isolation barrier free from ground and signal planes. Any galvanic or metallic connection between the field-side and logic-side defeats the isolation.
- Maximize the metal coverage for all layers, especially for top and bottom layer to optimize the heat dissipation.
- Use 2oz. copper for top and bottom layer if possible so that more heat can be drawn to the PCB.
- Maximize the number of vias under the package for thermal purposes. If possible, fill the via with copper, which further enhances the vertical heat transfer through the PCB.

### **EMC Standard Compliance**

The MAX22192 is required to operate reliably in harsh industrial environments. Maxim does board-level immunity testing for products such as the MAX22192 to address IEC 61000-4-x Transient Immunity Standards:

- IEC 61000-4-2 Electrostatic Discharge (ESD)
- IEC 61000-4-4 Electrical Fast Transient /Burst (EFT)
- IEC 61000-4-5 Surge Immunity

Maxim's proprietary process technology provides high ESD support with internal ESD structures, but external components are also required to absorb energy from burst and surge transients. The circuit with external components shown in [Figure 15](#page-42-0) allows the device to operate in harsh industrial environments. Components were chosen to assist in suppression of voltage burst and surge transients, allowing the system to meet or exceed international EMC requirements. The system shown in [Figure 15](#page-42-0), using the components shown in [Table 7,](#page-42-1) is designed to be robust against IEC ESD, EFT, and Surge specifications (see [Table 9\)](#page-43-0).

<span id="page-42-0"></span>

*Figure 15. Typical EMC Protection Circuitry for the MAX22192*

### <span id="page-42-1"></span>**Table 7. Recommended Components**



### **Test Levels and Methodology**

The MAX22192 is tested for transient immunity standards as specified in IEC 61000-4-x. These tests are for industrial equipment which are subjected to various transients. The three main tests are:

- IEC 61000-4-2: This ESD standard covering surges of tens of ns duration, is more stressful than other standards such as human body model (HBM) or machine model (MM), both of which are tested as standard for all Maxim products.
- IEC 61000-4-4: This standard indicates the capability of the device or equipment to survive repetitive electrical fast transients and bursts which often occur from arcing contacts in switches and relays.
- IEC 61000-4-5: This standard indicates the capability of the device or equipment to survive surges caused by events such as lightning strikes or industrial power surges caused by switching heavy loads or short-circuit fault conditions.

In all these tests, the part or DUT is soldered onto an application board with necessary external components. In the case of MAX22192, the standard Evaluation Kit (MAX22192EVKIT#) is used for these tests. [Table 8](#page-43-1) details all equipment used in the Surge, EFT and ESD tests. The test results are shown in [Table 9.](#page-43-0)



### <span id="page-43-1"></span>**Table 8. Equipment Used for EMC Tests**

### <span id="page-43-0"></span>**Table 9. Transient Immunity Test Results**



### **IEC 61000-4-2 Electrostatic Discharge (ESD):**

This is an international standard which gives immunity requirements and test procedures related to "electrostatic discharge".

**Contact Discharge** method: the electrode of the test generator is held in contact with the EUT, and the discharge actuated by the discharge switch within the generator.

**Air-Gap Discharge** method: the charged electrode of the generator is brought close to the EUT, and the discharge actuated by a spark to the EUT.

An ESD Test Generator is used with a "sharp point" to make direct connection to the EUT (pin) under test for Contact ESD testing, and a "round tip" is added to the generator for Air-Gap ESD testing.



Transient voltage suppression (TVS) diodes are used to meet the ESD transient immunity requirements of IEC 61000-4-2. These diodes have extremely fast response time in order to respond to the 1ns rise time of the ESD pulse, [Figure 16a](#page-44-0) shows the IEC 61000-4-2 ESD generator equivalent circuit, and [Figure 16b](#page-44-1) shows the current waveform for IEC 61000-4-2 ESD Contact Discharge Test. The TVS diode clamps the incoming transients at a safe level to avoid damage to the semiconductor device.



<span id="page-44-0"></span>*Figure 16a. ESD Generator Equivalent Circuit*

<span id="page-44-1"></span>

*Figure 16b. ESD Contact Discharge Test Waveform*

### **IEC 61000-4-4 Electrical Fast Transient / Burst (EFT)**

An EFT/surge generator with an output voltage range with 50Ω load of up to 1kV is used to generate the voltage waveforms defined by the IEC specification. The capacitive coupling clamp provides the ability to couple the fast transients (burst) from the EFT generator to the pins of the MAX22192 without any galvanic connection to the MAX22192's pins. The waveform is shown in [Figure 17](#page-45-0).



<span id="page-45-0"></span>

*Figure 17. Electrical Fast Transient/Burst Waveform*

### **IEC 61000-4-5 Surge Immunity**

This standard specifies different wave generator specifications. The 1.2/50µs combination wave generator is used for testing ports intended for power lines and shortdistance signal connections. This is the test Maxim uses and the waveform is shown in [Figure 18](#page-46-0).



<span id="page-46-0"></span>

*Figure 18. 1.2/50µs Surge Voltage Waveform*

The standard defines 6 classes of test levels which depend on the installation conditions (see Annex A, table A.1 in IEC 61000-4-5 standard). The class determines the protection with corresponding voltage levels from 25V to 4kV. In addition, this defines the coupling mode (lineto-line or line-to-ground) and the source impedance (Zs) required. The Class which most closely fits the applications using products such as MAX22192 are Class 3 for unsymetrical operated circuits/lines with suggested test levels of ±2kV for line-to-line and ±1kV for line-to-ground.

The selection of source impedance is discussed in Annex B of IEC 61000-4-5 with recommended Zs of 42Ω. Since the generator has an internal impedance of 2Ω, an external 40Ω resistor is used in series with the generator, as shown in simplified version in [Figure 19](#page-47-0).

<span id="page-47-0"></span>

*Figure 19. Surge Testing Methods*

### 150Ω 24V 3.3V 1.8V 不再 ↔ FIELD SIDE LOGIC SIDE 1µF—I— 0.1µF —I— | | | | | | | 0.1µF 1µF **ELD SIDE** 0.1µF 1µF ₹ 子 7.5kΩ V<sub>DD24F</sub> VOD3F VLF M1 M0 VDDL REFDI w 24kΩ REFWB VDD **EXTVM**  $\overline{\bigtriangledown}$ A<sub>F</sub>s GPI  $1.5k$ IN1 FIELD INPUT F LCS CS  $\overline{r}$ LED1 SCLK LSCLK 1.5kΩ **MAX22192** LSDI MOSI **MICRO CONTROLLER** FIELD INPUT F IN2 MISO LSDO LED2 LLATCH GPO  $1.8V$ 1.5kΩ 4.7kΩ FIELD INPUT IN8 w **SDOEN** LED8 LFAULT 470Ω GPI or INT LEDC2 GND  $\frac{470\Omega}{\sqrt{25}}$ LEDC1 . .<br>470Ω LEDC0 24VM LEDR2 LEDR1 LEDR0 FCS FSCLK FSDO FSDI FFAULT IFAULT OREADY IREADY FLAT 3.3V GNDF  $\pm$  $\stackrel{\perp}{\rightarrow}$ 4.7kΩ 4.7kΩ CS SCLK SDO SDI FAULT READY LATCH 3.3V VDD POWERED BY MAX2  $V_1$ 1µF - 0.1µF V<sub>DD24</sub> 1.5kΩ FIELD INPUT F IN1 ۸A **MAX22190** LED1  $\overline{\sqrt{2}}$ 1.5kΩ FIELD INPUT F IN2 LED2 1.5kΩ FIELD INPUT F IN8 ۸۸۸  $\frac{1}{\sqrt{2\pi}}$ LED8 REFDI REFWB M1 M0 GNDF 7.5kΩ 24kΩ ↔ 4  $3.3V$ ₹ **16-CHANNEL, TYPE 1/3, ISOLATED, DIGITAL INPUTS WITH DAISY CHAIN SPI**

# <span id="page-48-0"></span>**Typical Operating Circuits**



# **Typical Operating Circuits (continued)**

# <span id="page-50-0"></span>**Ordering Information Chip Information**



*+Denotes a lead(Pb)-free/RoHS-compliant package.*

PROCESS: BiCMOS

# **Revision History**



For pricing, delivery, and ordering information, please visit Maxim Integrated's online storefront at https://www.maximintegrated.com/en/storefront/storefront.html.

*Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses*  are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) *shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.*