

2-OUTPUT VERY LOW POWER PCIE GEN1-2-3 BUFFER

9DBV0231

Description

The 9DBV0231 is a 2-output very low power buffer for 100MHz PCIe Gen1, Gen2 and Gen3 applications. It can also be used for 50M or 125M Ethernet Applications via software frequency selection. The device has 2 output enables for clock management.

Recommended Application

PCIe Gen1-2-3 Buffer

Output Features

2 - 0.7V low-power HCSL-compatible (LP-HCSL) DIF pairs


Key Specifications

- DIF cycle-to-cycle jitter <50ps
- DIF output-to-output skew <50ps
- DIF phase jitter is PCIe Gen1-2-3 compliant
- · Very low additive phase jitter in bypass mode


Features/Benefits

- 1.8V operation; minimal power consumption
- OE# pins; support DIF power management
- HCSL compatible differential input; can be driven by common clock sources
- LP-HCSL differential clock outputs; reduced power and board space
- Programmable Slew rate for each output; allows tuning for various line lengths
- Programmable output amplitude; allows tuning for various application environments
- Pin/software selectable PLL bandwidth and PLL Bypass; minimize phase jitter for each application
- Outputs blocked until PLL is locked; clean system start-up
- Software selectable 50MHz or 125MHz PLL operation; useful for Ethernet applications
- Configuration can be accomplished with strapping pins;
 SMBus interface not required for device control
- 3.3V tolerant SMBus interface works with legacy controllers
- Space saving 24-pin 4x4mm MLF; minimal board space

Block Diagram



Pin Configuration



24-pin MLF, 4x4 mm, 0.5mm pitch

^ prefix indicates internal 120KOhm pull up resistor ^v prefix indicates internal 120KOhm pull up AND pull down resistor (biased to VDD/2) v prefix indicates internal 120KOhm pull down resistor

SMBus Address Table

Address	+ Read/Write bit
1101101	X

Power Management Table

CKPWRGD PD#	CLK IN SMBus		OEx# Pin	DIF	PLL	
CKFWKGD_FD#	CLK_IN	OEx bit	OEX# FIII	True O/P	Comp. O/P	PLL
0	X	X	X	Low	Low	Off
1	Running	0	Х	Low	Low	On ¹
1	Running	1	0	Running	Running	On ¹
1	Running	1	1	Low	Low	On ¹

^{1.} If Bypass mode is selected, the PLL will be off, and outputs will be running.

Power Connections

Pin Numb	Description	
VDD	GND	Description
2	5	Input receiver analog
6	7	Digital Power
11,20	10,15,21	DIF outputs
16	15	PLL Analog

Frequency Select Table

FSEL	CLK_IN	DIFx
Byte3 [4:3]	(MHz)	(MHz)
00 (Default)	100.00	CLK_IN
01	50.00	CLK_IN
10	125.00	CLK_IN
11	Reserved	Reserved

PLL Operating Mode


HiBW_BypM_LoBW#	MODE	Byte1 [7:6] Readback	Byte1 [4:3] Control
0	PLL Lo BW	00	00
M	Bypass	01	01
1	PLL Hi BW	11	11

Pin Descriptions

Pin#	Pin Name	Type	Pin Description
			Complement clock of differential feedback. The feedback output
1	FB_DNC#	DNC	and feedback input are connected internally on this pin. Do not
			connect anything to this pin.
2	VDDR1.8	PWR	1.8V power for differential input clock (receiver). This VDD should
	VDDITI.0	FVVII	be treated as an Analog power rail and filtered appropriately.
3	CLK_IN	IN	True Input for differential reference clock.
4	CLK_IN#	IN	Complementary Input for differential reference clock.
5	GNDR	GND	Analog Ground pin for the differential input (receiver)
6	GNDDIG	GND	Ground pin for digital circuitry
7	VDDDIG1.8	PWR	1.8V digital power (dirty power)
8	SCLK_3.3	IN	Clock pin of SMBus circuitry, 3.3V tolerant.
9	SDATA_3.3	I/O	Data pin for SMBus circuitry, 3.3V tolerant.
10	GND	GND	Ground pin.
11	VDDO1.8	PWR	Power supply for outputs, nominally 1.8V.
			Active low input for enabling DIF pair 0. This pin has an internal pull-
12	vOE0#	IN	down.
			1 =disable outputs, 0 = enable outputs
13	DIF0	OUT	Differential true clock output
14	DIF0#	OUT	Differential Complementary clock output
15	GNDA	GND	Ground pin for the PLL core.
16	VDDA1.8	PWR	1.8V power for the PLL core.
17	DIF1	OUT	Differential true clock output
18	DIF1#	OUT	Differential Complementary clock output
			Active low input for enabling DIF pair 1. This pin has an internal pull-
19	vOE1#	IN	down.
			1 =disable outputs, 0 = enable outputs
20	VDDO1.8	PWR	Power supply for outputs, nominally 1.8V.
21	GND	GND	Ground pin.
			Input notifies device to sample latched inputs and start up on first
22	^CKPWRGD_PD#	IN	high assertion. Low enters Power Down Mode, subsequent high
	J		assertions exit Power Down Mode. This pin has internal pull-up
			resistor.
23	^vHIBW_BYPM_LOBW#	LATCHED	Trilevel input to select High BW, Bypass or Low BW mode.
		IN	See PLL Operating Mode Table for Details.
			True clock of differential feedback. The feedback output and
24	FB_DNC	DNC	feedback input are connected internally on this pin. Do not connect
			anything to this pin.

NOTE: DNC indicates Do Not Connect anything to this pin.


Test Loads



Alternate Differential Output Terminations

Rs	Zo	Units
33	100	Ohms
27	85	Offilis

Driving LVDS



Driving LVDS inputs with the 9DBV0231

Bitting 2 t Bo inpate that allo obb to 201					
	,	Value			
	Receiver has Receiver does not				
Component	termination	have termination	Note		
R7a, R7b	10K ohm	140 ohm			
R8a, R8b	5.6K ohm	75 ohm			
Cc	0.1 uF	0.1 uF			
Vcm	1.2 volts	1.2 volts			

Absolute Maximum Ratings

Stresses above the ratings listed below can cause permanent damage to the 9DBV0231. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
1.8V Supply Voltage	VDDxx	Applies to all VDD pins	-0.5		2.5	V	1,2
Input Voltage	V_{IN}		-0.5		$V_{DD} + 0.5V$	V	1, 3
Input High Voltage, SMBus	V _{IHSMB}	SMBus clock and data pins			3.6V	V	1
Storage Temperature	Ts		-65		150	°C	1
Junction Temperature	Tj				125	ç	1
Input ESD protection	ESD prot	Human Body Model	2000			V	1

¹Guaranteed by design and characterization, not 100% tested in production.

Electrical Characteristics-Clock Input Parameters

TA = T_{COM} or T_{IND}; Supply Voltage per VDD of normal operation conditions, See Test Loads for Loading Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Input High Voltage - DIF_IN	V _{IHDIF}	Differential inputs (single-ended measurement)	600	800	1150	mV	1
Input Low Voltage - DIF_IN	V_{ILDIF}	Differential inputs (single-ended measurement)	V _{SS} - 300	0	300	mV	1,3
Input Common Mode Voltage - DIF_IN	V_{COM}	Common Mode Input Voltage	300		725	mV	1
Input Amplitude - DIF_IN	V _{SWING}	Peak to Peak value (VIHDIF - VILDIF)	300		1450	mV	1
Input Slew Rate - DIF_IN	dv/dt	Measured differentially	0.4			V/ns	1,2
Input Leakage Current	I _{IN}	$V_{IN} = V_{DD}$, $V_{IN} = GND$	-5		5	uA	1
Input Duty Cycle	d_{tin}	Measurement from differential wavefrom	45		55	%	1
Input Jitter - Cycle to Cycle	J_{DIFIn}	Differential Measurement	0		150	ps	1

¹ Guaranteed by design and characterization, not 100% tested in production.

² Operation under these conditions is neither implied nor guaranteed.

³ Not to exceed 2.5V.

² Slew rate measured through +/-75mV window centered around differential zero

 $^{^3}$ The device can be driven from a single ended clock by driving the true clock and biasing the complement clock input to the V_{BIAS} , where V_{BIAS} is $(V_{IHHIGH} - V_{IHLOW})/2$

Electrical Characteristics-Input/Supply/Common Parameters-Normal Operating Conditions

TA = T_{COM} or T_{IND:} Supply Voltage per VDD of normal operation conditions, See Test Loads for Loading Conditions

SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
					2	INOTES
VDD	Supply voltage for core, analog and LVCMOS outputs	1.7	1.8	1.9	V	1
Тсом	Commmercial range	0	25	70	°C	1
	Industrial range	-40	25	85	°C	1
V _{IH}	Single-ended inputs, except SMBus, low threshold and tri-level inputs	0.65 V _{DD}		V _{DD} + 0.3	V	1
V _{IL}	Single-ended inputs, except SMBus, low threshold and tri-level inputs	-0.3		0.35 V _{DD}	V	1
V_{T+}	Single-ended inputs, where indicated	0.4 V _{DD}		0.7 V _{DD}	V	1
V _{T-}	Single-ended inputs, where indicated	0.1 V _{DD}		0.4 V _{DD}	٧	1
V_{H}	V_{T+} - V_{T-}	$0.1~V_{DD}$		0.4 V _{DD}	V	1
V_{IH}	Single-ended outputs, except SMBus. I _{OH} = -2mA	V _{DD} -0.45			V	1
V _{IL}	Single-ended outputs, except SMBus. I _{OL} = -2mA			0.45	V	1
I _{IN}	Single-ended inputs, V _{IN} = GND, V _{IN} = VDD	-5		5	uA	1
I _{INP}	Single-ended inputs $V_{IN} = 0 \text{ V}$; Inputs with internal pull-up resistors $V_{IN} = \text{VDD}$; Inputs with internal pull-down resistors	-200		200	uA	1
F_{ibyp}	Bypass mode	1		200	MHz	2
	100MHz PLL mode	60	100.00	110	MHz	6
	125MHz PLL mode	75	125.00	137.5	MHz	6
	50MHz PLL mode	30	50.00	55	MHz	6
				7	nH	1
	Logic Inputs, except DIF IN	1.5				1
						1,4
	-					1
T _{STAB}	From V _{DD} Power-Up and after input clock		0.600	1	ms	1,2
f _{MODIN}	, ,	30	31.500	33	kHz	1
t _{LATOE#}	DIF start after OE# assertion	1		3	clocks	1,3
t _{DRVPD}	DIF output enable after PD# de-assertion			300	us	1,3
t _F	Fall time of single-ended control inputs			5	ns	1,2
	Rise time of single-ended control inputs			5	ns	1,2
	5 1 1			0.8	V	1
		2.1			V	1
	@ Ipullip				V	1
		4				1
				3.6		1
	Ŭ	,			-	1
						1
f _{MAXSMB}	Maximum SMBus operating frequency			400	kHz	1,5
	VIL VT- VH VIH VIL IIN IINP Fibyp FipII100 FipII125 FipII62 Lpin CINDIF IN COUT TSTAB fMODIN tLATOE# tpRVPD tF tR VILSMB VOLSMB IPULLUP VDDSMB tRSMB	V _{IH} Single-ended inputs, except SMBus, low threshold and tri-level inputs V _{IL} Single-ended inputs, except SMBus, low threshold and tri-level inputs V _{T+} Single-ended inputs, where indicated V _{T-} Single-ended inputs, where indicated V _H V _{T+} · V _T . V _{IH} Single-ended inputs, except SMBus. I _{OH} = -2mA V _{IL} Single-ended outputs, except SMBus. I _{OH} = -2mA I _{IN} Single-ended inputs, V _{IN} = GND, V _{IN} = VDD Single-ended inputs, V _{IN} = GND, V _{IN} = VDD Single-ended inputs, V _{IN} = GND, V _{IN} = VDD Single-ended inputs, V _{IN} = GND, V _{IN} = VDD Single-ended inputs, v _{IN} = GND, V _{IN} = VDD Single-ended inputs, v _{IN} = GND, V _{IN} = VDD Single-ended inputs, v _{IN} = GND, V _{IN} = VDD Single-ended inputs, v _{IN} = GND, V _{IN} = VDD Single-ended inputs, v _{IN} = GND, V _{IN} = VDD Single-ended inputs, v _{IN} = GND, V _{IN} = VDD Single-ended inputs, v _{IN} = GND, V _{IN} = VDD Bypass mode Fibyn Fibyn Bypass mode Fibyn Bypass mode FipIII DIF IN differential clock inputs Cinn Logic Inputs, except DIF_IN <td>V_{IH} Single-ended inputs, except SMBus, low threshold and tri-level inputs 0.65 V_{DD} V_{IL} Single-ended inputs, except SMBus, low threshold and tri-level inputs -0.3 V_{T+} Single-ended inputs, where indicated 0.4 V_{DD} V_{T-} Single-ended inputs, where indicated 0.1 V_{DD} V_H V_{T+} - V_{T-} 0.1 V_{DD} V_{IH} Single-ended outputs, except SMBus, I_{OH} = -2mA V_{DD}-0.45 V_{IL} Single-ended outputs, except SMBus, I_{OL} = -2mA V_{DD}-0.45 V_{IL} Single-ended inputs, V_{IN} = GND, V_{IN} = VDD -5 Single-ended inputs, V_{IN} = GND, V_{IN} = VDD -5 Single-ended inputs, v_{IN} = GND, V_{IN} = VDD -5 Single-ended inputs, v_{IN} = GND, V_{IN} = VDD -5 Single-ended inputs, v_{IN} = GND, V_{IN} = VDD -5 Single-ended inputs, v_{IN} = GND, V_{IN} = VDD -5 Single-ended inputs, v_{IN} = GND, V_{IN} = VDD -5 Single-ended inputs, v_{IN} = GND, V_{IN} = VDD -5 Single-ended inputs, v_{IN} = GND, V_{IN} = VDD -5 Fightito 10000 10000 I_{IN} = VDD; Inputs with internal pull-up resistors</td> <td>V_{IH} Single-ended inputs, except SMBus, low threshold and tri-level inputs 0.65 V_{DD} V_{IL} Single-ended inputs, except SMBus, low threshold and tri-level inputs -0.3 V_{T+} Single-ended inputs, where indicated 0.4 V_{DD} V_{T-} Single-ended inputs, where indicated 0.1 V_{DD} V_H V_{T+} - V_{T-} 0.1 V_{DD} V_{IH} Single-ended outputs, except SMBus. I_{OH} = -2mA V_{DD}-0.45 V_{IL} Single-ended outputs, except SMBus. I_{OH} = -2mA V_{DD}-0.45 V_{IL} Single-ended outputs, except SMBus. I_{OH} = -2mA V_{DD}-0.45 V_{IL} Single-ended inputs, where indicated 0.1 V_{DD}-0.10 V_{IH} V_{T+} - V_{T-} 0.1 V_{DD}-0.10 V_{IH} Single-ended inputs, where indicated 0.1 V_{DD}-0.10 V_{IL} Single-ended inputs, where indicated 0.1 V_{DD}-0.10 V_{II} Single-ended inputs, where indicated 0.1 V_{DD}-0.15 I_{II} Single-ended coutputs, except SMBus. I_{OH} = -2mA 0.15 I_{II} Single-ended control inputs with internal pull-down resistors -200 I_{II} Bypass mode 1 <th< td=""><td>V_{IH} Single-ended inputs, except SMBus, low threshold and tri-level inputs 0.65 V_{DD} V_{DD} + 0.3 V_{IL} Single-ended inputs, except SMBus, low threshold and tri-level inputs -0.3 0.35 V_{DD} V_{T+} Single-ended inputs, where indicated 0.4 V_{DD} 0.7 V_{DD} V_{T-} Single-ended inputs, where indicated 0.1 V_{DD} 0.4 V_{DD} V_H V_{T+} - V_{T-} 0.1 V_{DD} 0.4 V_{DD} V_H Single-ended inputs, where indicated 0.1 V_{DD} 0.4 V_{DD} V_H Single-ended inputs, where indicated 0.1 V_{DD} 0.4 V_{DD} V_H Single-ended inputs, where indicated 0.1 V_{DD} 0.4 V_{DD} V_H Single-ended inputs, where indicated 0.1 V_{DD} 0.4 V_{DD} V_H Single-ended inputs, value 0.1 V_{DD} 0.4 V_{DD} V_H Single-ended inputs, value 0.20 0.45 I_{IN} Single-ended inputs, value 0.20 200 V_{IN} = VDD; Inputs with internal pull-up resistors -200 200 F_{BDD} Bypass mode 1 200</td><td>V_{II} Single-ended inputs, except SMBus, low threshold and tri-level inputs 0.65 V_{DD} V_{DD} + 0.3 V V_{IL} Single-ended inputs, except SMBus, low threshold and tri-level inputs -0.3 0.35 V_{DD} V V_{T+} Single-ended inputs, where indicated 0.4 V_{DD} 0.7 V_{DD} V V_T Single-ended inputs, where indicated 0.1 V_{DD} 0.4 V_{DD} V V_H V_{T+} · V_{T-} 0.1 V_{DD} 0.4 V_{DD} V V_H V_{T+} · V_{T-} 0.1 V_{DD} 0.4 V_{DD} V V_{II} Single-ended outputs, except SMBus. I_{DH} = -2mA V_{DD}-0.45 V V_{II} Single-ended outputs, except SMBus. I_{DL} = -2mA 0.45 V I_{INP} Single-ended inputs, except SMBus. I_{DL} = -2mA 0.45 V I_{INP} V_{IN} = 0 V; Inputs with internal pull-up resistors -200 200 uA I_{INP} V_{IN} = 0 V; Inputs with internal pull-down resistors -200 200 uA F_{BUD} Bypass mode 1 200 MHz F_{BUD} Bypass mode 1</td></th<></td>	V _{IH} Single-ended inputs, except SMBus, low threshold and tri-level inputs 0.65 V _{DD} V _{IL} Single-ended inputs, except SMBus, low threshold and tri-level inputs -0.3 V _{T+} Single-ended inputs, where indicated 0.4 V _{DD} V _{T-} Single-ended inputs, where indicated 0.1 V _{DD} V _H V _{T+} - V _{T-} 0.1 V _{DD} V _{IH} Single-ended outputs, except SMBus, I _{OH} = -2mA V _{DD} -0.45 V _{IL} Single-ended outputs, except SMBus, I _{OL} = -2mA V _{DD} -0.45 V _{IL} Single-ended inputs, V _{IN} = GND, V _{IN} = VDD -5 Single-ended inputs, V _{IN} = GND, V _{IN} = VDD -5 Single-ended inputs, v _{IN} = GND, V _{IN} = VDD -5 Single-ended inputs, v _{IN} = GND, V _{IN} = VDD -5 Single-ended inputs, v _{IN} = GND, V _{IN} = VDD -5 Single-ended inputs, v _{IN} = GND, V _{IN} = VDD -5 Single-ended inputs, v _{IN} = GND, V _{IN} = VDD -5 Single-ended inputs, v _{IN} = GND, V _{IN} = VDD -5 Single-ended inputs, v _{IN} = GND, V _{IN} = VDD -5 Fightito 10000 10000 I _{IN} = VDD; Inputs with internal pull-up resistors	V _{IH} Single-ended inputs, except SMBus, low threshold and tri-level inputs 0.65 V _{DD} V _{IL} Single-ended inputs, except SMBus, low threshold and tri-level inputs -0.3 V _{T+} Single-ended inputs, where indicated 0.4 V _{DD} V _{T-} Single-ended inputs, where indicated 0.1 V _{DD} V _H V _{T+} - V _{T-} 0.1 V _{DD} V _{IH} Single-ended outputs, except SMBus. I _{OH} = -2mA V _{DD} -0.45 V _{IL} Single-ended outputs, except SMBus. I _{OH} = -2mA V _{DD} -0.45 V _{IL} Single-ended outputs, except SMBus. I _{OH} = -2mA V _{DD} -0.45 V _{IL} Single-ended inputs, where indicated 0.1 V _{DD} -0.10 V _{IH} V _{T+} - V _{T-} 0.1 V _{DD} -0.10 V _{IH} Single-ended inputs, where indicated 0.1 V _{DD} -0.10 V _{IL} Single-ended inputs, where indicated 0.1 V _{DD} -0.10 V _{II} Single-ended inputs, where indicated 0.1 V _{DD} -0.15 I _{II} Single-ended coutputs, except SMBus. I _{OH} = -2mA 0.15 I _{II} Single-ended control inputs with internal pull-down resistors -200 I _{II} Bypass mode 1 <th< td=""><td>V_{IH} Single-ended inputs, except SMBus, low threshold and tri-level inputs 0.65 V_{DD} V_{DD} + 0.3 V_{IL} Single-ended inputs, except SMBus, low threshold and tri-level inputs -0.3 0.35 V_{DD} V_{T+} Single-ended inputs, where indicated 0.4 V_{DD} 0.7 V_{DD} V_{T-} Single-ended inputs, where indicated 0.1 V_{DD} 0.4 V_{DD} V_H V_{T+} - V_{T-} 0.1 V_{DD} 0.4 V_{DD} V_H Single-ended inputs, where indicated 0.1 V_{DD} 0.4 V_{DD} V_H Single-ended inputs, where indicated 0.1 V_{DD} 0.4 V_{DD} V_H Single-ended inputs, where indicated 0.1 V_{DD} 0.4 V_{DD} V_H Single-ended inputs, where indicated 0.1 V_{DD} 0.4 V_{DD} V_H Single-ended inputs, value 0.1 V_{DD} 0.4 V_{DD} V_H Single-ended inputs, value 0.20 0.45 I_{IN} Single-ended inputs, value 0.20 200 V_{IN} = VDD; Inputs with internal pull-up resistors -200 200 F_{BDD} Bypass mode 1 200</td><td>V_{II} Single-ended inputs, except SMBus, low threshold and tri-level inputs 0.65 V_{DD} V_{DD} + 0.3 V V_{IL} Single-ended inputs, except SMBus, low threshold and tri-level inputs -0.3 0.35 V_{DD} V V_{T+} Single-ended inputs, where indicated 0.4 V_{DD} 0.7 V_{DD} V V_T Single-ended inputs, where indicated 0.1 V_{DD} 0.4 V_{DD} V V_H V_{T+} · V_{T-} 0.1 V_{DD} 0.4 V_{DD} V V_H V_{T+} · V_{T-} 0.1 V_{DD} 0.4 V_{DD} V V_{II} Single-ended outputs, except SMBus. I_{DH} = -2mA V_{DD}-0.45 V V_{II} Single-ended outputs, except SMBus. I_{DL} = -2mA 0.45 V I_{INP} Single-ended inputs, except SMBus. I_{DL} = -2mA 0.45 V I_{INP} V_{IN} = 0 V; Inputs with internal pull-up resistors -200 200 uA I_{INP} V_{IN} = 0 V; Inputs with internal pull-down resistors -200 200 uA F_{BUD} Bypass mode 1 200 MHz F_{BUD} Bypass mode 1</td></th<>	V _{IH} Single-ended inputs, except SMBus, low threshold and tri-level inputs 0.65 V _{DD} V _{DD} + 0.3 V _{IL} Single-ended inputs, except SMBus, low threshold and tri-level inputs -0.3 0.35 V _{DD} V _{T+} Single-ended inputs, where indicated 0.4 V _{DD} 0.7 V _{DD} V _{T-} Single-ended inputs, where indicated 0.1 V _{DD} 0.4 V _{DD} V _H V _{T+} - V _{T-} 0.1 V _{DD} 0.4 V _{DD} V _H Single-ended inputs, where indicated 0.1 V _{DD} 0.4 V _{DD} V _H Single-ended inputs, where indicated 0.1 V _{DD} 0.4 V _{DD} V _H Single-ended inputs, where indicated 0.1 V _{DD} 0.4 V _{DD} V _H Single-ended inputs, where indicated 0.1 V _{DD} 0.4 V _{DD} V _H Single-ended inputs, value 0.1 V _{DD} 0.4 V _{DD} V _H Single-ended inputs, value 0.20 0.45 I _{IN} Single-ended inputs, value 0.20 200 V _{IN} = VDD; Inputs with internal pull-up resistors -200 200 F _{BDD} Bypass mode 1 200	V _{II} Single-ended inputs, except SMBus, low threshold and tri-level inputs 0.65 V _{DD} V _{DD} + 0.3 V V _{IL} Single-ended inputs, except SMBus, low threshold and tri-level inputs -0.3 0.35 V _{DD} V V _{T+} Single-ended inputs, where indicated 0.4 V _{DD} 0.7 V _{DD} V V _T Single-ended inputs, where indicated 0.1 V _{DD} 0.4 V _{DD} V V _H V _{T+} · V _{T-} 0.1 V _{DD} 0.4 V _{DD} V V _H V _{T+} · V _{T-} 0.1 V _{DD} 0.4 V _{DD} V V _{II} Single-ended outputs, except SMBus. I _{DH} = -2mA V _{DD} -0.45 V V _{II} Single-ended outputs, except SMBus. I _{DL} = -2mA 0.45 V I _{INP} Single-ended inputs, except SMBus. I _{DL} = -2mA 0.45 V I _{INP} V _{IN} = 0 V; Inputs with internal pull-up resistors -200 200 uA I _{INP} V _{IN} = 0 V; Inputs with internal pull-down resistors -200 200 uA F _{BUD} Bypass mode 1 200 MHz F _{BUD} Bypass mode 1

¹Guaranteed by design and characterization, not 100% tested in production.

 $^{^2\}mbox{Control}$ input must be monotonic from 20% to 80% of input swing.

 $^{^3}$ Time from deassertion until outputs are >200 mV

⁴CLK_IN input

⁵The differential input clock must be running for the SMBus to be active

⁶The default PLL mode frequency is 100MHz, the other frequencies can be selected via SMBus.

Electrical Characteristics-DIF 0.7V Low Power HCSL Outputs

TA = T_{COM} or T_{IND:} Supply Voltage per VDD of normal operation conditions, See Test Loads for Loading Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Slew rate	Trf	Scope averaging on 3.0V/ns setting	1.1	2	3	V/ns	1, 2, 3
Siew rate	1 11	Scope averaging on 2.0V/ns setting	1.9	3	4	V/ns	1, 2, 3
Slew rate matching	∆Trf	Slew rate matching, Scope averaging on		7	20	%	1, 2, 4
Voltage High	V _{HIGH}	Statistical measurement on single-ended signal using oscilloscope math function. (Scope	660	774	850	mV	1,7
Voltage Low	V_{LOW}	averaging on)	-150	18	150	1117	1,7
Max Voltage	Vmax	Measurement on single ended signal using		821	1150	mV	1
Min Voltage	Vmin	absolute value. (Scope averaging off)	-300	-15		IIIV	1
Vswing	Vswing	Scope averaging off	300	1536		mV	1,2,7
Crossing Voltage (abs)	Vcross_abs	Scope averaging off	250	414	550	mV	1,5,7
Crossing Voltage (var)	Δ-Vcross	Scope averaging off		13	140	mV	1, 6

¹Guaranteed by design and characterization, not 100% tested in production. $C_L = 2pF$ with $R_S = 33Ω$ for Zo = 50Ω (100Ω differential trace impedance).

Electrical Characteristics-Current Consumption

TA = T_{COM} or T_{IND}. Supply Voltage per VDD of normal operation conditions, See Test Loads for Loading Conditions

TOOM TO TIND, THEFT	g- p			9			
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
Operating Supply Current	I _{DDAOP}	VDDA+VDDR, PLL Mode, @100MHz		11	15	mA	1
	I _{DDOP}	VDD1.8, All outputs active @100MHz		18	25	mA	1
Powerdown Current	I _{DDAPD}	VDDA+VDDR, PLL Mode, @100MHz		0.7	1	mA	1,2
Fowerdown Current	I _{DDPD}	VDD1.8, Outputs Low/Low		1.2	2	mA	1, 2

¹ Guaranteed by design and characterization, not 100% tested in production.

² Measured from differential waveform

³ Slew rate is measured through the Vswing voltage range centered around differential 0V. This results in a +/-150mV window around differential 0V.

⁴ Matching applies to rising edge rate for Clock and falling edge rate for Clock#. It is measured using a +/-75mV window centered on the average cross point where Clock rising meets Clock# falling. The median cross point is used to calculate the voltage thresholds the oscilloscope is to use for the edge rate calculations.

⁵ Vcross is defined as voltage where Clock = Clock# measured on a component test board and only applies to the differential rising edge (i.e. Clock rising and Clock# falling).

⁶ The total variation of all Vcross measurements in any particular system. Note that this is a subset of Vcross_min/max (Vcross absolute) allowed. The intent is to limit Vcross induced modulation by setting Δ-Vcross to be smaller than Vcross absolute.

⁷ At default SMBus settings.

² Input clock stopped.

Electrical Characteristics-Output Duty Cycle, Jitter, Skew and PLL Characterisitics

TA = T_{COM} or T_{IND:} Supply Voltage per VDD of normal operation conditions, See Test Loads for Loading Conditions

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	NOTES
PLL Bandwidth	BW	-3dB point in High BW Mode	2	2.7	4	MHz	1,5
PLL Bandwidth	DVV	-3dB point in Low BW Mode	1	1.4	2	MHz	1,5
PLL Jitter Peaking	t _{JPEAK}	Peak Pass band Gain		1.2	2	dB	1
Duty Cycle	t _{DC}	Measured differentially, PLL Mode	45	50.1	55	%	1
Duty Cycle Distortion	t _{DCD}	Measured differentially, Bypass Mode @100MHz	-1	0	1	%	1,3
Skew, Input to Output	t _{pdBYP}	Bypass Mode, V _T = 50%	3000	3600	4500	ps	1
Skew, input to Output	t _{pdPLL}	PLL Mode V _T = 50%	0	92	200	ps	1,4
Skew, Output to Output	t _{sk3}	V _T = 50%		28	50	ps	1,4
Jitter, Cycle to cycle	+	PLL mode		16	50	ps	1,2
Jitter, Cycle to cycle	t _{jcyc-cyc}	Additive Jitter in Bypass Mode		0.1	25	ps	1,2

¹ Guaranteed by design and characterization, not 100% tested in production.

Electrical Characteristics-Phase Jitter Parameters

TA = T_{COM} or T_{IND:} Supply Voltage per VDD of normal operation conditions, See Test Loads for Loading Conditions

2.2	0.4450	2015		-> /->		INDUSTRY	= 0	
PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	LIMIT	UNITS	Notes
	t _{iphPCleG1}	PCIe Gen 1		34	52	86	ps (p-p)	1,2,3
		PCIe Gen 2 Lo Band 10kHz < f < 1.5MHz		0.9	1.4	3	ps (rms)	1,2
Phase Jitter, PLL Mode	t _{jphPCleG2}	PCIe Gen 2 High Band 1.5MHz < f < Nyquist (50MHz)		2.2	2.5	3.1	(rms)	1,2
	t _{jphPCleG3}	PCIe Gen 3 (PLL BW of 2-4MHz, CDR = 10MHz)		0.5	0.6	1	ps (rms)	1,2,4
	t _{jphSGMII}	125MHz, 1.5MHz to 20MHz, -20dB/decade rollover < 1.5MHz, -40db/decade rolloff > 10MHz		1.9	2	NA	ps (rms)	1,6
	t _{jphPCleG1}	PCle Gen 1		0.6	5	N/A	ps (p-p)	1,2,3
	+	PCIe Gen 2 Lo Band 10kHz < f < 1.5MHz		0.1	0.3	N/A	ps (rms)	1,2,5
Additive Phase Jitter, Bypass Mode	t _{jphPCleG2}	PCIe Gen 2 High Band 1.5MHz < f < Nyquist (50MHz)		0.05	0.1	N/A	ps (rms)	1,2,5
	t _{jphPCleG3}	PCle Gen 3 (PLL BW of 2-4MHz, CDR = 10MHz)		0.05	0.1	N/A	ps (rms)	1,2,4, 5
	t _{jphSGMII}	125MHz, 1.5MHz to 10MHz, -20dB/decade rollover < 1.5MHz, -40db/decade rolloff > 10MHz		0.15	0.3	N/A	ps (rms)	1,6

¹ Applies to all outputs, with device driven by 9FG432AKLF or equivalent.

² Measured from differential waveform

³ Duty cycle distortion is the difference in duty cycle between the output and the input clock when the device is operated in bypass mode.

⁴ All outputs at default slew rate

⁵ The MIN/TYP/MAX values of each BW setting track each other, i.e., Low BW MAX will never occur with Hi BW MIN.

² See http://www.pcisig.com for complete specs

³ Sample size of at least 100K cycles. This figures extrapolates to 108ps pk-pk @ 1M cycles for a BER of 1-12.

⁴ Subject to final ratification by PCI SIG.

⁵ For RMS figures, additive jitter is calculated by solving the following equation: Additive jitter = SQRT[(total jitter)^2 - (input jitter)^2]

⁶ Applies to all differential outputs

General SMBus Serial Interface Information

How to Write

- · Controller (host) sends a start bit
- · Controller (host) sends the write address
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location = N
- IDT clock will acknowledge
- Controller (host) sends the byte count = X
- IDT clock will acknowledge
- Controller (host) starts sending Byte N through Byte N+X-1
- IDT clock will acknowledge each byte one at a time
- Controller (host) sends a Stop bit

	Index Blo	ock '	Write Operation
Controll	er (Host)		IDT (Slave/Receiver)
Т	starT bit		
Slave A	Address		
WR	WRite		
			ACK
Beginning	Byte = N		
			ACK
Data Byte	Count = X		
			ACK
Beginnin	g Byte N		
			ACK
0		×	
0		X Byte	0
0		ė	0
			0
Byte N	+ X - 1		
			ACK
Р	stoP bit		

Note: SMBus Address is 1101101x, where x is the read/write bit.

How to Read

- Controller (host) will send a start bit
- Controller (host) sends the write address
- IDT clock will acknowledge
- Controller (host) sends the beginning byte location = N
- IDT clock will acknowledge
- Controller (host) will send a separate start bit
- Controller (host) sends the read address
- IDT clock will acknowledge
- IDT clock will send the data byte count = X
- IDT clock sends Byte N+X-1
- IDT clock sends Byte 0 through Byte X (if X_(H) was written to Byte 8)
- Controller (host) will need to acknowledge each byte
- Controller (host) will send a not acknowledge bit
- · Controller (host) will send a stop bit

	Index Block Read Operation						
Cor	ntroller (Host)		IDT (Slave/Receiver)				
Т	starT bit						
SI	ave Address						
WR	WRite						
			ACK				
Begi	nning Byte = N						
			ACK				
RT	Repeat starT						
SI	ave Address						
RD	ReaD						
			ACK				
			Data Byte Count=X				
	ACK						
			Beginning Byte N				
	ACK						
		ę	0				
	0	X Byte	0				
	0	×	0				
	0						
			Byte N + X - 1				
N	Not acknowledge						
Р	stoP bit						

SMBus Table: Output Enable Register 1

Byte 0	Name	Control Function	Туре	0	1	Default
Bit 7	Reserved					
Bit 6	Reserved					1
Bit 5	DIF OE1	Output Enable	RW	Low/Low	Enabled	1
Bit 4	Reserved					
Bit 3	DIF OE0	Output Enable	RW	Low/Low	Enabled	1
Bit 2		Reserved				1
Bit 1	Reserved					1
Bit 0		Reserved				1

^{1.} A low on these bits will overide the OE# pin and force the differential output Low/Low

SMBus Table: PLL Operating Mode and Output Amplitude Control Register

Byte 1	Name	Control Function	Туре	0	1	Default
Bit 7	PLLMODERB1	PLL Mode Readback Bit 1	R	See PLL Operat	ting Mode Table	Latch
Bit 6	PLLMODERB0	PLL Mode Readback Bit 0	R	Gee i' LL Operar	ing wode rable	Latch
Bit 5	PLLMODE_SWCNTRL	Enable SW control of PLL Mode	RW	Values in B1[7:6] Values in B1[4:3] set PLL Mode set PLL Mode		0
Bit 4	PLLMODE1	PLL Mode Control Bit 1	RW ¹	See PLL Operat	ing Mada Tabla	0
Bit 3	PLLMODE0	PLL Mode Control Bit 0	RW ¹	See FLL Opera	ling wode rable	0
Bit 2		Reserved				1
Bit 1	AMPLITUDE 1	Controls Output Amplitude	RW	00 = 0.6V	01 = 0.7V	1
Bit 0	AMPLITUDE 0	Controls Catput Amplitude	RW	10= 0.8V	11 = 0.9V	0

^{1.} B1[5] must be set to a 1 for these bits to have any effect on the part.

SMBus Table: DIF Slew Rate Control Register

Byte 2	Name	Control Function	Туре	0	1	Default
Bit 7	Reserved					
Bit 6		Reserved				
Bit 5	SLEWRATESEL DIF1	Slew Rate Selection	RW	2 V/ns	3 V/ns	1
Bit 4	Reserved					1
Bit 3	SLEWRATESEL DIF0	Slew Rate Selection	RW	2 V/ns	3 V/ns	1
Bit 2		Reserved				1
Bit 1	Reserved					1
Bit 0		Reserved				1

SMBus Table: Frequency Select Control Register

Byte 3	Name	Control Function	Туре	0	1	Default	
Bit 7	Reserved						
Bit 6		Reserved				1	
Bit 5	FREQ_SEL_EN	Enable SW selection of frequency	RW	SW frequency change disabled	SW frequency change enabled	0	
Bit 4	FSEL1	Freq. Select Bit 1	RW ¹	See Frequency	0		
Bit 3	FSEL0	Freq. Select Bit 0	RW ¹	oce i requerio	y delect fable	0	
Bit 2	Reserved					1	
Bit 1	Reserved					1	
Bit 0	SLEWRATESEL FB	Adjust Slew Rate of FB	RW	2 V/ns	3 V/ns	1	

^{1.} B3[5] must be set to a 1 for these bits to have any effect on the part.

Byte 4 is Reserved and reads back 'hFF

SMBus Table: Revision and Vendor ID Register

Byte 5	Name	Control Function	Type	0	1	Default
Bit 7	RID3		R		0	
Bit 6	RID2	Revision ID	R	A rev = 0000		0
Bit 5	RID1	REVISION ID	R	A lev -	0	
Bit 4	RID0		R		0	
Bit 3	VID3		R		0	
Bit 2	VID2	VENDOR ID	R	0001	0001 = IDT	
Bit 1	VID1	VENDOR ID	R	0001 - 101		0
Bit 0	VID0		R		1	

SMBus Table: Device Type/Device ID

Byte 6	Name	Control Function	Туре	0	1	Default
Bit 7	Device Type1	Device Type	R	00 = FGV, 01 = DBV,		0
Bit 6	Device Type0	Device Type	R	10 = DMV, 1	1	
Bit 5	Device ID5		R			0
Bit 4	Device ID4		R			0
Bit 3	Device ID3	Device ID	R	000100 bina	ny or 02 hey	0
Bit 2	Device ID2	Device ID	R	000100 billa	000100 binary or 02 hex	
Bit 1	Device ID1		R	1		1
Bit 0	Device ID0		R			0

SMBus Table: Byte Count Register

Byte 7	Name	Control Function	Type	0	1	Default		
Bit 7	Reserved							
Bit 6		Reserved						
Bit 5	Reserved							
Bit 4	BC4		RW			0		
Bit 3	BC3		RW	Writing to this regist	er will configure how	1		
Bit 2	BC2	Byte Count Programming	RW	many bytes will be r	ead back, default is	0		
Bit 1	BC1		RW	= 8 b	ytes.	0		
Bit 0	BC0		RW			0		

Marking Diagrams





Notes:


- 1. "LOT" is the lot sequence number.
- 2. YYWW is the last two digits of the year and week that the part was assembled.
- 3. Line 2: truncated part number
- 4. "L" denotes RoHS compliant package.
- 5. "I" denotes industrial temperature range device.

Thermal Characteristics

PARAMETER	SYMBOL	CONDITIONS	PKG	TYP VALUE	UNITS	NOTES
Thermal Resistance	θ_{JC}	Junction to Case	5. NLG20 50 NLG24 43	62	°C/W	1
	θ_{Jb}	Junction to Base		5.4	°C/W	1
	θ_{JA0}	Junction to Air, still air		50	°C/W	1
	θ_{JA1}	Junction to Air, 1 m/s air flow		43	°C/W	1
	θ_{JA3}	Junction to Air, 3 m/s air flow		39	°C/W	1
	θ_{JA5}	Junction to Air, 5 m/s air flow		38	°C/W	1

¹ePad soldered to board

Package Outline and Package Dimensions (NLG24)



	Millimeters		
Symbol	Min	Max	
Α	0.80	1.00	
A1	0	0.05	
A3	0.25 Reference		
b	0.18	0.3	
е	0.50 BASIC		
D x E BASIC	4.00 x 4.00		
D2 MIN./MAX.	2.3	2.55	
E2 MIN./MAX.	2.3	2.55	
L MIN./MAX.	0.30	0.50	
N	24		
N_D	6		
N _E	6		

Ordering Information

Part / Order Number	Shipping Packaging	Package	Temperature	
9DBV0231AKLF	Trays	24-pin MLF	0 to +70° C	
9DBV0231AKLFT	Tape and Reel	24-pin MLF	0 to +70° C	
9DBV0231AKILF	Trays	24-pin MLF	-40 to +85° C	
9DBV0231AKILFT	Tape and Reel	24-pin MLF	-40 to +85° C	

[&]quot;LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

[&]quot;A" is the device revision designator (will not correlate with the datasheet revision).

Revision History

Rev.	Initiator	Issue Date	Description	Page #	
0.1	RDW	6/22/2012	Initial Release		
0.2	RDW	6/21/2012	1. SMBus Bytes 0 and 2 modified per design.		
0.3	RDW	7/3/2012	 Changed pins 16 & 25 from VDDIO to VDD1.8 Updated/Corrected Power Connections Table. Removed references to VDDIO in electrical tables. 		
0.4	RDW	7/6/2012	 Extensive changes to page 1 text: Description, Recommended Application, Output Features, Features/Benefits, DS Title. Indicated default value in Frequency Select Table. Pin 11 and 20 renamed from VDD1.8 to VDDO1.8 to indicate functionality. 	1,2,3	
0.5	RDW	8/8/2012	 Removed "Differential" from DS title and Recommended Application, corrected typo's in Description. Corrected spelling error in pullup/pulldown text under pinout Updated "Phase Jitter Parameters" table by adding "Industry Limit" column. Updated Byte3[0] to be consistent with Byte 2. Updated Byte6[7:6] definition. Added thermal data to page 12. Added NLG24 to "Package Outline and Package Dimensions" on page 13. 	1,2,8, 11,12, 13,7	
Α	RDW	8/13/2012	Updated electrical characteristics tables. Move to final.	5-8	

Innovate with IDT and accelerate your future networks. Contact:

www.IDT.com

For Sales

800-345-7015 408-284-8200 Fax: 408-284-2775 For Tech Support

www.idt.com/go/clockhelp pcclockhelp@idt.com

Corporate Headquarters

Integrated Device Technology, Inc. www.idt.com

