### Differential-to-LVDS Fanout Buffer w/Divider IDT and Glitchless Switch

# **ICS854S1208I**

### **DATA SHEET**

## **General Description**

The ICS854S1208I is a low skew, 8 output LVDS Fanout Buffer with selectable divider. The ICS854S1208I has 2 selectable inputs that accept a variety of differential input types. The device provides the capability to suppress any glitch at the outputs of the device during an input clock switch to enhance clock redundancy in fault tolerant applications.

The divide select inputs, DIV\_SELA and DIV\_SELB, control the output frequency of each bank. The output banks can be independently selected for  $\div 1$  or  $\div 2$  operation. The output enable pins assigned to each output, support enabling and disabling each output individually.

The ICS854S1208I is characterized at full 3.3V or 2.5V output operating supply modes. Guaranteed output and part-to-part skew characteristics make the ICS854S1208I ideal for high performance applications.

### **Features**

- **•** Eight differential LVDS output pairs Each output has individual synchronous output enable
- **•** Two selectable differential CLKx, nCLKx input pairs
- **•** CLKx, nCLKx pairs can accept the following differential input levels: LVPECL, LVDS, HCSL
- **•** Maximum output frequency: 1.5GHz
- Independent bank control for  $\div$ 1 or  $\div$ 2 operation
- **•** Glitchless output behavior during input switch
- **•** Output skew: 40ps (maximum)
- **•** Bank skew: 35ps (maximum)
- **•** Full 3.3V or 2.5V supply mode
- **•** -40°C to 85°C ambient operating temperature
- **•** Available in lead-free (RoHS 6) package

#### **Supply Mode Operation Table**



### **Pin Assignment**



### **ICS854S1208I**

**48-Pin TQFP, E-Pad 7mm x 7mm x 1mm package body Y Package Top View**





## **Function Description**

The ICS854S1208I has a glitch free input mux that is controlled by the CLK\_SEL pin. It is designed to switch between 2 input clocks whether running or not. In the case where both clocks are running, when CLK\_SEL changes, the output clocks go low after one cycle

of the output clock (nominally). The outputs then stay low for one cycle of the new input clock (nominally) and then begin to follow the new input clock. This is shown in *Figure 1A.*



### **Figure 1A. CLK\_SEL Timing Diagram**

Another case is where one of the inputs was selected and running but has since stopped (either high or low). If a CLK\_SEL event happens after a clock has stopped, the output change can take effect up to 1µs after the input clock stopped. The output will go low and then follow the second period of the new clock input. Figure 1B shows an example of this.





## **Table 1. Pin Descriptions**



NOTE: *Pullup and Pulldown* refer to internal input resistors. See Table 2, *Pin Characteristics,* for typical values.

## **Table 2. Pin Characteristics**



## **Function Tables**

### **Table 3A. OEAx Function Table**



#### **Table 3B. OEBx Function Table**



### **Table 3C. DIV\_SELA Function Table**



### **Table 3E. CLK\_SEL Function Table**



### **Table 3D. DIV\_SELB Function Table**



## **Absolute Maximum Ratings**

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics or AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.



## **DC Electrical Characteristics**

### **Table 4A. Power Supply DC Characteristics,**  $V_{DD} = 3.3V \pm 5\%$ ,  $T_A = -40\degree C$  to 85 $\degree C$



### **Table 4B. Power Supply DC Characteristics,**  $V_{DD} = V_{TAP} = 2.5V \pm 5\%$ ,  $T_A = -40^{\circ}$ C to 85°C



### **Table 4C. LVCMOS/LVTTL DC Characteristics,**  $V_{DD} = 3.3V \pm 5\%$  or  $V_{DD} = V_{TAP} = 2.5V \pm 5\%$ ,  $T_A = -40\degree$ C to 85 $\degree$ C





### **Table 4D. Differential DC Characteristics,**  $V_{DD} = 3.3V \pm 5\%$  or  $V_{DD} = V_{TAP} = 2.5V \pm 5\%$ ,  $T_A = -40\degree$ C to 85 $\degree$ C

NOTE 1:  $V_{IL}$  should not be less than -0.3V.

NOTE 2: Common mode input voltage is defined as  $V_{\text{IH}}$ .

### **Table 4E. LVDS DC Characteristics,**  $V_{DD} = 3.3V \pm 5\%$ ,  $T_A = -40\degree C$  to 85 $\degree C$



### **Table 4F. LVDS DC Characteristics,**  $V_{DD} = V_{TAP} = 2.5V \pm 5\%$ ,  $T_A = -40^{\circ}$ C to 85°C



## **AC Electrical Characteristics**

**Table 5A. AC Characteristics,**  $V_{DD} = 3.3V \pm 5\%$ ,  $T_A = -40\degree C$  to 85 $\degree C$ 



NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE 1: Measured from the differential input crossing point to the differential cross points.

NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at the differential cross points.

NOTE 3: These parameters are guaranteed by characterization. Not tested in production.

NOTE 4: Defined as skew between outputs on different devices operating a the same supply voltage, same temperature and with equal load conditions. Using the same type of input on each device, the output is measured at the differential cross points.

NOTE 5: Defined as skew within a bank of outputs at the same supply voltage and with equal load conditions.

NOTE 6: These parameters are guaranteed by characterization. Not tested in production.

#### **Table 5B. AC Characteristics,**  $V_{DD} = V_{TAP} = 2.5V \pm 5\%$ ,  $T_A = -40^{\circ}$ C to 85<sup>o</sup>C



For NOTES, see Table 5A above.

## **Parameter Measurement Information**



**3.3V LVDS Output Load AC Test Circuit**



**Differential Input Level**



**Part-to-Part Skew**



**2.5V LVDS Output Load AC Test Circuit**



**Output Skew**



**Bank Skew**

## **Parameter Measurement Information, continued**







**Output Duty Cycle/Pulse Width/Period**



**Offset Voltage Setup**









## **Applications Information**

### **Wiring the Differential Input to Accept Single-Ended Levels**

*Figure 2* shows how a differential input can be wired to accept single ended levels. The reference voltage  $V_1 = V_{DD}/2$  is generated by the bias resistors R1 and R2. The bypass capacitor (C1) is used to help filter noise on the DC bias. This bias circuit should be located as close to the input pin as possible. The ratio of R1 and R2 might need to be adjusted to position the  $V_1$ in the center of the input voltage swing. For example, if the input clock swing is 2.5V and  $V_{DD} = 3.3V$ , R1 and R2 value should be adjusted to set  $V_1$  at 1.25V. The values below are for when both the single ended swing and  $V_{DD}$  are at the same voltage. This configuration requires that the sum of the output impedance of the driver (Ro) and the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the input will attenuate the signal in half. This can be done in one of two ways. First, R3 and R4 in parallel should equal the transmission line

impedance. For most 50Ω applications, R3 and R4 can be 100Ω. The values of the resistors can be increased to reduce the loading for slower and weaker LVCMOS driver. When using single-ended signaling, the noise rejection benefits of differential signaling are reduced. Even though the differential input can handle full rail LVCMOS signaling, it is recommended that the amplitude be reduced. The datasheet specifies a lower differential amplitude, however this only applies to differential signals. For single-ended applications, the swing can be larger, however  $V_{\parallel L}$  cannot be less than -0.3V and  $V_{\text{IH}}$  cannot be more than  $V_{\text{DD}}$  + 0.3V. Though some of the recommended components might not be used, the pads should be placed in the layout. They can be utilized for debugging purposes. The datasheet specifications are characterized and guaranteed by using a differential signal.



**Figure 2. Recommended Schematic for Wiring a Differential Input to Accept Single-ended Levels**

### **Recommendations for Unused Input and Output Pins**

#### **Inputs:**

#### **CLK/nCLK Inputs**

For applications requiring only one differential input, the unused CLK and nCLK input can be left floating. Though not required, but for additional protection, a 1kΩ resistor can be tied from CLK pin to ground.

#### **LVCMOS Control Pins**

All control pins have internal pullups or pulldowns; additional resistance is not required but can be added for additional protection. A 1kΩ resistor can be used.

### **Outputs:**

#### **LVDS Outputs**

All unused LVDS output pairs can be either left floating or terminated with 100 $\Omega$  across. If they are left floating, there should be no trace attached

### **3.3V Differential Clock Input Interface**

The CLK /nCLK accepts LVDS, LVPECL, HCSL and other differential signals. Both signals must meet the  $V_{PP}$  and  $V_{CMB}$  input requirements. *Figures 3A to 3D* show interface examples for the CLK/nCLK input driven by the most common driver types. The input



**3A. CLK/nCLK Input Driven by a 3.3V LVPECL Driver**



**Figure 3C. CLK/nCLK Input Driven by a 3.3V HCSL Driver**

interfaces suggested here are examples only. Please consult with the vendor of the driver component to confirm the driver termination requirements.



**Figure 3B. CLK/nCLK Input Driven by a 3.3V LVPECL Driver**



**Figure 3D. CLK/nCLK Input Driven by a 3.3V LVDS Driver**

### **2.5V Differential Clock Input Interface**

The CLK /nCLK accepts LVDS, LVPECL, HCSL and other differential signals. Both signals must meet the  $V_{PP}$  and  $V_{CMB}$  input requirements. *Figures 4A to 4D* show interface examples for the CLK/nCLK input driven by the most common driver types. The input



**Figure 4A. CLK/nCLK Input Driven by a 2.5V LVPECL Driver**



**Figure 4C. CLK/nCLK Input Driven by a 2.5V HCSL Driver**

interfaces suggested here are examples only. Please consult with the vendor of the driver component to confirm the driver termination requirements.



**Figure 4B. CLK/nCLK Input Driven by a 2.5V LVPECL Driver**



**Figure 4D. CLK/nCLK Input Driven by a 2.5V LVDS Driver**

### **LVDS Driver Termination**

A general LVDS interface is shown in *Figure 5A.* Standard termination for LVDS type output structure requires both a 100Ω parallel resistor at the receiver and a 100Ω differential transmission line environment. In order to avoid any transmission line reflection issues, the 100 $\Omega$  resistor must be placed as close to the receiver as possible. IDT offers a full line of LVDS compliant devices with two types of output structures: current source and voltage source. The

standard termination schematic as shown in Figure 5A can be used with either type of output structure. If using a non-standard termination, it is recommended to contact IDT and confirm if the output is a current source or a voltage source type structure. In addition, since these outputs are LVDS compatible, the amplitude and common mode input range of the input receivers should be verified for compatibility with the output.



**LVDS Driver Termination**

### **LVDS Power Considerations**

This section provides information on power dissipation and junction temperature for the ICS854S1208I. Equations and example calculations are also provided.

#### **1. Power Dissipation.**

The total power dissipation for the ICS854S1208I is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for  $V_{DD} = 3.3V + 5\% = 3.465V$ , which gives worst case results.

Max power dissipation occurs at -40°C. Max  $I_{DD}$  at -40°C = 305mA

• Power<sub>MAX</sub> =  $V_{DD}$  <sub>MAX</sub>  $*$   $I_{DD}$  <sub>MAX</sub> = 3.465V  $*$  305mA = **1056.825mW** 

#### **2. Junction Temperature.**

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj =  $\theta_{JA}$  \* Pd\_total + T<sub>A</sub>

 $Tj$  = Junction Temperature

 $\theta_{JA}$  = Junction-to-Ambient Thermal Resistance

Pd\_total = Total Device Power Dissipation (example calculation is in section 1 above)

 $T_A$  = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance  $\theta_{JA}$  must be used. Assuming no air flow and a multi-layer board, the appropriate value is 33.1°C/W per Table 6 below.

Max  $I_{DD}$  at 85°C = 287.8mA. Max power at 85°C = 3.465V \* 287.8mA = 997.227mW.

Therefore, T<sub>i</sub> for an ambient temperature of 85°C with all outputs switching is:

 $85^{\circ}$ C + 0.997W  $*$  33.1 $^{\circ}$ C/W = 118 $^{\circ}$ C. This is below the limit of 125 $^{\circ}$ C.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

#### **Table 6. Thermal Resistance**  $\theta_{JA}$  **for 48 Lead TQFP, E-Pad, Forced Convection**



## **Reliability Information**

**Table 7.** θJA **vs. Air Flow Table for a 48 Lead TQFP, E-Pad**



### **Transistor Count**

The transistor count for ICS854S1208I is: 9878

## **Package Outline and Package Dimensions**

**Package Outline - Y Suffix for 48 Lead TQFP, E-Pad**



#### **Table 8. Package Dimensions for 48 Lead TQFP, E-Pad**



Reference Document: JEDEC Publication 95, MS-026

## **Ordering Information**

#### **Table 9. Ordering Information**



NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications, such as those requiring high reliability or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.

# **We've Got Your Timing Solution**



6024 Silver Creek Valley Road San Jose, California 95138

#### **Sales**

800-345-7015 (inside USA) +408-284-8200 (outside USA) Fax: 408-284-2775 www.IDT.com/go/contactIDT

### **Technical Support**

netcom@idt.com +480-763-2056

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this doc including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to

IDT's products are not intended for use in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective party owners.

# **Mouser Electronics**

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[IDT \(Integrated Device Technology\)](http://www.mouser.com/idt): [854S1208AYILF](http://www.mouser.com/access/?pn=854S1208AYILF) [854S1208AYILFT](http://www.mouser.com/access/?pn=854S1208AYILFT)