DATA SHEET

General Description

The ICS844441I is a low jitter, high performance clock generator and a member of the FemtoClock[®] family of silicon timing products. The ICS844441I is designed for use in applications using the SAS and SATA interconnect. The ICS844441I uses an external, 25MHz, parallel resonant crystal to generate four selectable output frequencies: 75MHz, 100MHz, 150MHz, and 300MHz. This silicon based approach provides excellent frequency stability and reliability. The ICS844441I features down and center spread spectrum (SSC) clocking techniques.

Applications

- **•** SAS/SATA Host Bus Adapters
- **•** SATA Port Multipliers
- **•** SAS I/O Controllers
- **•** TapeDrive and HDD Array Controllers
- **•** SAS Edge and Fanout Expanders
- **•** HDDs and TapeDrives
- **•** Disk Storage Enterprise

Features

- **•** Designed for use in SAS, SAS-2, and SATA systems
- **•** Center (±0.17%) Spread Spectrum Clocking (SSC)
- **•** Down (-0.23% or -0.5%) SSC
- **•** Better frequency stability than SAW oscillators
- **•** One differential 2.5V LVDS output
- **•** Crystal oscillator interface designed for 25MHz $(C_L = 12pF)$ frequency
- **•** External fundamental crystal frequency ensures high reliability and low aging
- **•** Selectable output frequencies: 75MHz, 100MHz, 150MHz, 300MHz
- **•** Output frequency is tunable with external capacitors
- **•** RMS phase jitter @ 100MHz, using a 25MHz crystal (12kHz – 20MHz): 1.1936ps (typical)

Pin Assignment

- **•** 2.5V operating supply
- **•** -40°C to 85°C ambient operating temperature
- **•** Lead-free (RoHS 6) packaging

Block Diagrams

ICS844441I 8-Lead SOIC, 150 mil 3.90mm x 4.90mm x 1.375mm package body M Package Top View

Table 1. Pin Descriptions

NOTE: *Pullup/Pulldown* refers to internal input resistors. See Table 2, *Pin Characteristics,* for typical values.

Table 2. Pin Characteristics

Function Tables

Table 3A. SSC_SEL[1:0] Function Table Table 3B. F_SEL[1:0] Function Table

Absolute Maximum Ratings

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics or AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

DC Electrical Characteristics

Table 4A. Power Supply DC Characteristics, $V_{DD} = 2.5V \pm 5\%$, $T_A = -40^{\circ}C$ to 85°C

Table 4B. LVCMOS/LVTTL DC Characteristics, $V_{DD} = 2.5V \pm 5\%$ **,** $T_A = -40^{\circ}C$ **to 85°C**

Table 4C. LVDS DC Characteristics, $V_{DD} = 2.5V \pm 5\%$, $T_A = -40^{\circ}C$ to 85°C

Table 4D. Crystal Characteristics

AC Electrical Characteristics

Table 5. AC Characteristics, $V_{DD} = 2.5V \pm 5\%$, $T_A = -40\degree C$ to 85 $\degree C$

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE: Characterized using a 25MHz, 12pF quartz crystal.

NOTE 1: Please refer to the Phase Noise plot.

Typical Phase Noise at 100MHz

Parameter Measurement Information

2.5V LVDS Output Load Test Circuit

RMS Phase Jitter

Output Duty Cycle/Pulse Width/Period

Differential Output Voltage Setup

Output Rise/Fall Time

Offset Voltage Setup

Application Information

Overdriving the XTAL Interface

The XTAL IN input can be overdriven by an LVCMOS driver or by one side of a differential driver through an AC coupling capacitor. The XTAL_OUT pin can be left floating. The amplitude of the input signal should be between 500mV and 1.8V and the slew rate should not be less than 0.2V/ns. For 3.3V LVCMOS inputs, the amplitude must be reduced from full swing to at least half the swing in order to prevent signal interference with the power rail and to reduce internal noise. *Figure 1A* shows an example of the interface diagram for a high speed 3.3V LVCMOS driver. This configuration requires that the sum of the output impedance of the driver (Ro) and the series resistance (Rs) equals the transmission line impedance. In addition, matched termination at the crystal input will attenuate the signal in half. This

can be done in one of two ways. First, R1 and R2 in parallel should equal the transmission line impedance. For most 50Ω applications, R1 and R2 can be 100 Ω . This can also be accomplished by removing R1 and changing R2 to 50 Ω . The values of the resistors can be increased to reduce the loading for a slower and weaker LVCMOS driver. *Figure 1B* shows an example of the interface diagram for an LVPECL driver. This is a standard LVPECL termination with one side of the driver feeding the XTAL_IN input. It is recommended that all components in the schematics be placed in the layout. Though some components might not be used, they can be utilized for debugging purposes. The datasheet specifications are characterized and guaranteed by using a quartz crystal as the input.

Figure 1A. General Diagram for LVCMOS Driver to XTAL Input Interface

Figure 1B. General Diagram for LVPECL Driver to XTAL Input Interface

Recommendations for Unused Input Pins

Inputs:

LVCMOS Control Pins

All control pins have internal pull-ups; additional resistance is not required but can be added for additional protection. A 1 $k\Omega$ resistor can be used.

LVDS Driver Termination

For a general LVDS interface, the recommended value for the termination impedance (Z_T) is between 90 Ω and 132 Ω . The actual value should be selected to match the differential impedance (Z_0) of your transmission line. A typical point-to-point LVDS design uses a 100 Ω parallel resistor at the receiver and a 100 Ω differential transmission-line environment. In order to avoid any transmission-line reflection issues, the components should be surface mounted and must be placed as close to the receiver as possible. IDT offers a full line of LVDS compliant devices with two types of output structures: current source and voltage source. The

standard termination schematic as shown in *Figure 2A* can be used with either type of output structure. *Figure 2B*, which can also be used with both output types, is an optional termination with center tap capacitance to help filter common mode noise. The capacitor value should be approximately 50pF. If using a non-standard termination, it is recommended to contact IDT and confirm if the output structure is current source or voltage source type. In addition, since these outputs are LVDS compatible, the input receiver's amplitude and common-mode input range should be verified for compatibility with the output.

LVDS Termination

Schematic Example

Figures 3A and 3B are example ICS844441I application schematics for either the 8 pin M package or the 16 pin G package. The schematic examples focus on functional connections and are not configuration specific. Refer to the pin description and functional tables in the datasheet to ensure that the logic control inputs are properly set.

In this example, the device is operated at $V_{DD} = 2.5V$. A 12pF parallel resonant 25MHz crystal is used with tuning capacitors $C1 = C2$ =14pF, which are recommended for frequency accuracy. Depending on the variation of the parasitic stray capacity of the printed circuit board traces between the crystal and the Xtal_In and Xtal_Out pins, the values of C1 and C2 might require a slight adjustment to optimize the frequency accuracy. Crystals with other load capacitance specifications can be used, but this will require adjusting C1 and C2. In circuit board design, return the capacitors to ground through a single point contact close to the package. Two examples of terminations for LVDS receivers without built-in termination are shown in this schematic.

In order to achieve the best possible filtering, it is recommended that the placement of the power filter components be on the device side of the PCB as close to the power pins as possible. If space is limited, the 0.1µF capacitor in each power pin filter should be placed on the device side. The other components can be on the opposite side of the PCB.

Power supply filter recommendations are a general guideline to be used for reducing external noise from coupling into the devices. The filter performance is designed for a wide range of noise frequencies. This low-pass filter starts to attenuate noise at approximately 10kHz. If a specific frequency noise component is known, such as switching power supplies frequencies, it is recommended that component values be adjusted and if required, additional filtering be added. Additionally, good general design practices for power plane voltage stability suggests adding bulk capacitance in the local area of all devices.

Figure 3A. ICS844441I Schematic Example

Figure 3B. ICS844441I Schematic Example

Power Considerations

This section provides information on power dissipation and junction temperature for the ICS844441I. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the ICS844441I is the sum of the core power plus the power dissipated due to loading. The following is the power dissipation for $V_{DD} = 2.5V + 5\% = 2.625V$, which gives worst case results.

Total Power $_{MAX}$ = V_{DD_MAX} $*$ I_{DD_MAX} = 2.625V $*$ 73mA = **191.7mW**

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad, and directly affects the reliability of the device. The maximum recommended junction temperature is 125°C. Limiting the internal transistor junction temperature, Tj, to 125°C ensures that the bond wire and bond pad temperature remains below 125°C.

The equation for Tj is as follows: Tj = θ_{JA} * Pd_total + T_A

Tj = Junction Temperature

 θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

 T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming no air flow and a multi-layer board, the appropriate value is 96°C/W per Table 6B below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

 85° C + 0.192W $*$ 96°C/W = 103.4°C. This is well below the limit of 125°C.

This calculation is only an example. Tj will obviously vary depending on the supply voltage, air flow and the type of board (multi-layer).

Table 6A. Thermal Resistance θ_{JA} for 16 Lead TSSOP, Forced Convection

Table 6B. Thermal Resistance θ_{JA} for 8 Lead SOIC, Forced Convection

Reliability Information

Table 7A. θ_{JA} vs. Air Flow Table for a 16 Lead TSSOP

Table 7B. θ_{JA} vs. Air Flow Table for a 8 Lead SOIC

Transistor Count

The transistor count for ICS844441I is: 3374

Package Outline and Package Dimensions

Package Outline - G Suffix for 16-Lead TSSOP

Table 8A. Package Dimensions for 16 Lead TSSOP

All Dimensions in Millimeters		
Symbol	Minimum	Maximum
N	16	
A		1.20
A ₁	0.05	0.15
A2	0.80	1.05
b	0.19	0.30
C	0.09	0.20
D	4.90	5.10
E	6.40 Basic	
E ₁	4.30	4.50
е	0.65 Basic	
L.	0.45	0.75
α	0°	8°
aaa		0.10

Reference Document: JEDEC Publication 95, MO-153

Package Outline - M Suffix for 8 Lead SOIC

Table 8B. Package Dimensions for 8 Lead SOIC

Reference Document: JEDEC Publication 95, MS-012

Ordering Information

Table 9. Ordering Information

We've Got Your Timing Solution

6024 Silver Creek Valley Road San Jose, California 95138

Sales 800-345-7015 (inside USA) +408-284-8200 (outside USA) Fax: 408-284-2775 www.IDT.com/go/contactIDT

Technical Support Sales netcom@idt.com +480-763-2056

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this doc including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined in the independent state and guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected cantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective party owners.