FemtoClock™ SAS/SATA Clock Generator **843442** IDT

DATA SHEET

General Description

The 843442 is a low jitter, high performance clock generator. The 843442 is designed for use in applications using the SAS and SATA interconnect. The 843442 uses an external, 25MHz, parallel resonant crystal to generate two selectable output frequencies: 75MHz and 150MHz. This silicon based approach provides excellent frequency stability and reliability. The 843442 features down and center spread spectrum (SSC) clocking techniques.

Applications

- **•** SAS/SATA Host Bus Adapters
- **•** SATA Port Multipliers
- **•** SAS I/O Controllers
- **•** TapeDrive and HDD Array Controllers
- **•** SAS Edge and Fanout Expanders
- **•** HDDs and TapeDrives
- **•** Disk Storage Enterprise

Features

- **•** Designed for use in SAS, SAS-2, and SATA systems
- **•** Center (±0.25%) Spread Spectrum Clocking (SSC)
- **•** Down (-0.23% or -0.5%) SSC
- **•** Two differential 3.3V LVPECL output pairs
- Crystal oscillator interface designed for 25MHz (C_L = 18pF) frequency
- **•** External fundamental crystal frequency ensures high reliability and low aging
- **•** Selectable output frequencies: 75MHz, 150MHz
- **•** Output frequency is tunable with external capacitors
- **•** RMS phase jitter at 150MHz (integrated from 12kHz to 20MHz): 1.07ps (typical)
- **•** 3.3V operating supply
- **•** -40°C to 85°C ambient operating temperature
- **•** Available in lead-free (RoHS 6) package
- **• Functional replacement part: 843002AYLF**

Block Diagram Pin Assignment

Table 1. Pin Descriptions

NOTE: *Pullup/Pulldown* refers to internal input resistors. See Table 2, *Pin Characteristics,* for typical values.

Table 2. Pin Characteristics

Function Tables

Table 3A. SSC_SEL[1:0] Function Table Table 3B. F_SEL Function Table

Absolute Maximum Ratings

NOTE: Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics or AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

DC Electrical Characteristics

Table 4A. Power Supply DC Characteristics, $V_{CC} = 3.3V \pm 5\%$, $V_{EE} = 0V$, $T_A = -40^{\circ}C$ to 85°C

Table 4B. LVCMOS/LVTTL DC Characteristics, $V_{CC} = 3.3V \pm 5\%$, $V_{EE} = 0V$, $T_A = -40^{\circ}C$ to 85°C

Table 4C. LVPECL DC Characteristics, $V_{CC} = 3.3V \pm 5\%$, $V_{EE} = 0V$, $T_A = -40^{\circ}C$ to 85°C

NOTE 1: Output termination with 50 Ω to V_{CC} – 2V.

AC Electrical Characteristics

Table 5. AC Characteristics, $V_{CC} = 3.3V \pm 5\%$, $V_{EE} = 0V$, $T_A = -40^{\circ}C$ to 85°C

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.

NOTE 1: See phase noise plot section.

Typical Phase Noise at 75MHz

Parameter Measurement Information

3.3V LVPECL Output Load AC Test Circuit

RMS Phase Jitter

Output Duty Cycle/Pulse Width/Period

Application Information

Crystal Input Interface

The 843442 has been characterized with 18pF parallel resonant crystals. The capacitor values, C1 and C2, shown in *Figure 1* below were determined using a 25MHz, 18pF parallel resonant

Figure 1. Crystal Input Interface

LVCMOS to XTAL Interface

The XTAL_IN input can accept a single-ended LVCMOS signal through an AC coupling capacitor. A general interface diagram is shown in *Figure 2.* The XTAL_OUT pin can be left floating. The input edge rate can be as slow as 10ns. For LVCMOS signals, it is recommended that the amplitude be reduced from full swing to half swing in order to prevent signal interference with the power rail and to reduce noise. This configuration requires that the output impedance of the driver (Ro) plus the series resistance (Rs) equals

the transmission line impedance. In addition, matched termination at the crystal input will attenuate the signal in half. This can be done in one of two ways. First, R1 and R2 in parallel should equal the transmission line impedance. For most 50Ω applications, R1 and R2 can be 100 Ω . This can also be accomplished by removing R1 and making R2 50 Ω . By overdriving the crystal oscillator, the device will be functional, but note, the device performance is guaranteed by using a quartz crystal.

Figure 2. General Diagram for LVCMOS Driver to XTAL Input Interface

crystal and were chosen to minimize the ppm error. The optimum C1 and C2 values can be slightly adjusted for different board layouts.

Recommendations for Unused Input and Output Pins

Inputs:

LVCMOS Control Pins

All control pins have internal pullups and pulldowns; additional resistance is not required but can be added for additional protection. A 1k Ω resistor can be used.

Outputs:

LVPECL Outputs

All unused LVPECL outputs can be left floating. We recommend that there is no trace attached. Both sides of the differential output pair should either be left floating or terminated.

Termination for 3.3V LVPECL Outputs

The clock layout topology shown below is a typical termination for LVPECL outputs. The two different layouts mentioned are recommended only as guidelines.

The differential outputs are low impedance follower outputs that generate ECL/LVPECL compatible outputs. Therefore, terminating resistors (DC current path to ground) or current sources must be used for functionality. These outputs are designed to drive 50Ω

transmission lines. Matched impedance techniques should be used to maximize operating frequency and minimize signal distortion. *Figures 3A and 3B* show two different layouts which are recommended only as guidelines. Other suitable clock layouts may exist and it would be recommended that the board designers simulate to guarantee compatibility across all printed circuit and clock component process variations.

Figure 3A. 3.3V LVPECL Output Termination Figure 3B. 3.3V LVPECL Output Termination

Power Considerations

This section provides information on power dissipation and junction temperature for the 843442. Equations and example calculations are also provided.

1. Power Dissipation.

The total power dissipation for the 843442 is the sum of the core power plus the power dissipated in the load(s). The following is the power dissipation for $V_{CC} = 3.3V + 5% = 3.465V$, which gives worst case results.

NOTE: Please refer to Section 3 for details on calculating power dissipated in the load.

- Power (core)_{MAX} = $V_{\text{CC_MAX}}$ * $I_{\text{EE_MAX}}$ = 3.465V * 80mA = 277.2mW
- Power (outputs)_{MAX} = 30mW/Loaded Output pair If all outputs are loaded, the total power is 2 * 30mW = **60mW**

Total Power_{$-MAX$} (3.3V, with all outputs switching) = 277.2mW + 60mW = 337.2mW

2. Junction Temperature.

Junction temperature, Tj, is the temperature at the junction of the bond wire and bond pad and directly affects the reliability of the device. The maximum recommended junction temperature is 125°C.

The equation for Tj is as follows: Tj = θ_{JA} * Pd_total + T_A

 Tj = Junction Temperature

 θ_{JA} = Junction-to-Ambient Thermal Resistance

Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)

 T_A = Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance θ_{JA} must be used. Assuming no air flow and a multi-layer board, the appropriate value is 92.4°C/W per Table 6 below.

Therefore, Tj for an ambient temperature of 85°C with all outputs switching is:

85 °C + 0.337W $*$ 92.4 °C/W = 116.2 °C. This is below the limit of 125 °C.

This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (single layer or multi-layer).

Table 6. Thermal Resistance θ_{JA} for 16 Lead TSSOP, Forced Convection

3. Calculations and Equations.

The purpose of this section is to derive the power dissipated into the load. LVPECL output driver circuit and termination are shown in *Figure 4.*

Figure 4. LVPECL Driver Circuit and Termination

To calculate worst case power dissipation into the load, use the following equations which assume a 50Ω load, and a termination voltage of V_{CC} – 2V.

- \bullet For logic high, $\mathsf{V}_{\mathsf{OUT}}$ = $\mathsf{V}_{\mathsf{OH_MAX}}$ = $\mathsf{V}_{\mathsf{CC_MAX}}$ $-$ 0.9V $(V_{\text{CC_MAX}} - V_{\text{OH}_\text{MAX}}) = 0.9V$
- \bullet For logic low, $\mathsf{V}_{\mathsf{OUT}}$ = $\mathsf{V}_{\mathsf{OL_MAX}}$ = $\mathsf{V}_{\mathsf{CC_MAX}}$ $-$ **1.7V** $(V_{\text{CC_MAX}} - V_{\text{OL_MAX}}) = 1.7V$

Pd_H is power dissipation when the output drives high.

Pd_L is the power dissipation when the output drives low.

Pd_H = [(V_{OH_MAX} – (V_{CC_MAX} – 2V))/R_L] * (V_{CC_MAX} – V_{OH_MAX}) = [(2V – (V_{CC_MAX} – V_{OH_MAX}))/R_L] * (V_{CC_MAX} – V_{OH_MAX}) = $[(2V – 0.9V)/50 Ω] * 0.9V = 19.8mW$

 $Pd_L = [(V_{QL_MAX} - (V_{CC_MAX} - 2V))/R_L]^* (V_{CC_MAX} - V_{OL_MAX}) = [(2V - (V_{CC_MAX} - V_{OL_MAX}))/R_L]^* (V_{CC_MAX} - V_{OL_MAX})]$ $[(2V – 1.7V)/50²]$ * 1.7V = **10.2mW**

Total Power Dissipation per output pair = Pd_H + Pd_L = **30mW**

Reliability Information

Table 7. θ_{JA} vs. Air Flow Table for a 16 Lead TSSOP

Transistor Count

The transistor count for 843442 is: 3037

Package Outline and Package Dimensions

Package Outline - G Suffix for 16-Lead TSSOP Table 8. Package Dimensions for 16 Lead TSSOP

Reference Document: JEDEC Publication 95, MO-153

Ordering Information

Table 9. Ordering Information

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

Revision History Sheet

Corporate Headquarters 6024 Silver Creek Valley Road San Jose, CA 95138 USA

Sales 1-800-345-7015 or 408-284-8200 Fax: 408-284-2775 www.IDT.com

Tech Support email: clocks@idt.com

DISCLAIMER Integrated Device Technology, Inc. (IDT) and its subsidiaries reserve the right to modify the products and/or specifications described herein at any time and at IDT's sole discretion. All information in this document, including descriptions of product features and performance, is subject to change without notice. Performance specifications and the operating parameters of the described products are determined here in the i document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably
expected

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology (IDT) assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications, such as
those

Integrated Device Technology, IDT and the IDT logo are registered trademarks of IDT. Product specification subject to change without notice. Other trademarks and service marks used herein, including protected names, logos and designs, are the property of IDT or their respective third party owners.