











**ULN2803A** 

SLRS049G - FEBRUARY 1997-REVISED JANUARY 2015

## **ULN2803A Darlington Transistor Arrays**

#### **Features**

- 500-mA-Rated Collector Current (Single Output)
- High-Voltage Outputs: 50 V
- **Output Clamp Diodes**
- Inputs Compatible With Various Types of Logic
- **Relay-Driver Applications**
- Compatible with ULN2800A Series

### **Applications**

- **Relay Drivers**
- **Hammer Drivers**
- Lamp Drivers
- Display Drivers (LED and Gas Discharge)
- Line Drivers
- Logic Buffers

### 3 Description

The ULN2803A device is a high-voltage, high-current Darlington transistor array. The device consists of eight NPN Darlington pairs that feature high-voltage outputs with common-cathode clamp diodes for switching inductive loads. The collector-current rating of each Darlington pair is 500 mA. The Darlington pairs may be connected in parallel for higher current capability.


Applications include relay drivers, hammer drivers, lamp drivers, display drivers (LED and discharge), line drivers, and logic buffers. The ULN2803A device has a 2.7-kΩ series base resistor for each Darlington pair for operation directly with TTL or 5-V CMOS devices.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE (PIN)	BODY SIZE (NOM)
LII NOOOO	SOIC (18)	11.50 mm × 7.50 mm
ULN2803	PDIP (18)	22.48 mm × 6.35 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

## Simplified Schematics





### **Table of Contents**

1	Features 1		9.1 Overview	10
2	Applications 1		9.2 Functional Block Diagram	
3	Description 1		9.3 Feature Description	10
4	Simplified Schematics		9.4 Device Functional Modes	10
5	Revision History2	10	Application and Implementation	11
6	Pin Configuration and Functions		10.1 Application Information	11
7	_		10.2 Typical Application	11
′	Specifications 4 7.1 Absolute Maximum Ratings 4	11	Power Supply Recommendations	13
	7.1 Absolute Maximum Ratings	12	Layout	13
	7.3 Recommended Operating Conditions		12.1 Layout Guidelines	13
	7.4 Thermal Information		12.2 Layout Example	13
	7.5 Electrical Characteristics	13	Device and Documentation Support	
	7.6 Switching Characteristics		13.1 Trademarks	
	7.7 Typical Characteristics		13.2 Electrostatic Discharge Caution	14
8	Parameter Measurement Information		13.3 Glossary	
9	Detailed Description10	14	Mechanical, Packaging, and Orderable Information	

### 5 Revision History

#### Changes from Revision F (January 2014) to Revision G

**Page** 

### Changes from Revision E (July 2006) to Revision F

Page


Updated document to new TI data sheet format - no specification changes.
 Deleted Ordering Information table.

Submit Documentation Feedback

Copyright © 1997–2015, Texas Instruments Incorporated



## 6 Pin Configuration and Functions



### **Pin Functions**

PIN		TVDE	DESCRIPTION		
NAME	NO.	TYPE	DESCRIPTION		
<1:8>B	1 - 8	I	Channel 1 through 7 darlington base input		
<1:8>C	18 - 11	0	Channel 1 through 7 darlington collector output		
GND	7	_	Common Emmitter shared by all channels (typically tied to ground)		
СОМ	8	I/O	Common cathode node for flyback diodes (required for inductive loads)		



### 7 Specifications

#### 7.1 Absolute Maximum Ratings

at 25°C free-air temperature (unless otherwise noted)(1)

		MIN	MAX	UNIT
	Collector-emitter voltage		50	V
	Input voltage <sup>(2)</sup>		30	V
	Peak collector current		500	mA
	Output clamp current		500	mA
	Total substrate-terminal current		-2.5	Α
$T_J$	Operating virtual junction temperature	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 7.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	±500	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
$V_{I}$	0	5	V
V <sub>CC</sub>	0	50	V
T <sub>J</sub> Junction Temperature	-40	125	°C

#### 7.4 Thermal Information

		ULN2		
	THERMAL METRIC <sup>(1)</sup>	D	DW	UNIT
		18 PINS	18 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	73	66.4	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	40.3	29.5	
$R_{\theta JB}$	Junction-to-board thermal resistance	38.9	33.0	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	10.9	6.0	-C/VV
ΨЈВ	Junction-to-board characterization parameter	38.7	32.5	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

<sup>(2)</sup> All voltage values, unless otherwise noted, are with respect to the emitter/substrate terminal GND.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



#### 7.5 Electrical Characteristics

at T<sub>A</sub> = 25°C free-air temperature (unless otherwise noted)


	DADAMETED	TEST OF	UL	LINUT			
	PARAMETER	IESI C	ONDITIONS	MIN	TYP	MAX	UNIT
I <sub>CEX</sub>	Collector cutoff current	V <sub>CE</sub> = 50 V, see Figure 4	$I_I = 0$			50	μΑ
I <sub>I(off)</sub>	Off-state input current	V <sub>CE</sub> = 50 V, T <sub>A</sub> = 70°C	$I_C = 500 \mu A$ , see Figure 5	50	65		μΑ
I <sub>I(on)</sub>	Input current	$V_1 = 3.85 V$ ,	See Figure 6		0.93	1.35	mA
		V <sub>CE</sub> = 2 V, see Figure 7	I <sub>C</sub> = 200 mA			2.4	
V <sub>I(on)</sub>	On-state input voltage		$I_C = 250 \text{ mA}$			2.7	V
			$I_C = 300 \text{ mA}$			3	
		I <sub>I</sub> = 250 μA, see Figure 8	I <sub>C</sub> = 100 mA		0.9	1.1	
V <sub>CE(sat)</sub>	Collector-emitter saturation voltage	I <sub>I</sub> = 350 μA, see Figure 8	I <sub>C</sub> = 200 mA		1	1.3	V
		$I_1 = 500 \mu A$ , see Figure 8	I <sub>C</sub> = 350 mA		1.3	1.6	
I <sub>R</sub>	Clamp diode reverse current	V <sub>R</sub> = 50 V,	see Figure 9			50	μΑ
V <sub>F</sub>	Clamp diode forward voltage	I <sub>F</sub> = 350 mA	see Figure 10		1.7	2	V
Ci	Input capacitance	$V_I = 0$ ,	f = 1 MHz		15	25	pF


### 7.6 Switching Characteristics

 $T_{\Delta} = 25^{\circ}C$ 

. ~ _	~ ~					
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	Propagation delay time, low- to high-level output	$V_S = 50 \text{ V}, C_L = 15 \text{ pF}, R_L = 163 \Omega,$		130		20
t <sub>PHL</sub>	Propagation delay time, high- to low-level output	See Figure 11		20		ns
V <sub>OH</sub>	High-level output voltage after switching	$V_S = 50 \text{ V}, I_O = 300 \text{ mA}, \text{ See Figure 12}$	V <sub>S</sub> - 20			mV

### 7.7 Typical Characteristics






Submit Documentation Feedback



## **Typical Characteristics (continued)**





### 8 Parameter Measurement Information




Figure 4. I<sub>CEX</sub> Test Circuit




Figure 6. I<sub>I(on)</sub> Test Circuit




Figure 8.  $h_{FE}$ ,  $V_{CE(sat)}$  Test Circuit




Figure 5. I<sub>I(off)</sub> Test Circuit




Figure 7.  $V_{I(on)}$  Test Circuit






Figure 9.  $I_R$  Test Circuit






### **Parameter Measurement Information (continued)**



**Test Circuit** 



### **Voltage Waveforms**


- A. The pulse generator has the following characteristics: PRR = 12.5 kHz,  $Z_0$  = 50  $\Omega$ .
- B.  $C_L$  includes probe and jig capacitance.
- C.  $V_{IH} = 3 V$

Figure 11. Propagation Delay-Times


Submit Documentation Feedback



### **Parameter Measurement Information (continued)**



**Test Circuit** 



- A. The pulse generator has the following characteristics: PRR = 12.5 kHz,  $Z_{O}$  = 50  $\Omega$ .
- B.  $C_L$  includes probe and jig capacitance.
- C.  $V_{IH} = 3 V$

Figure 12. Latch-Up Test




### 9 Detailed Description

#### 9.1 Overview

This standard device has proven ubiquity and versatility across a wide range of applications. This is due to its integration of 8 Darlington transistors that are capable of sinking up to 500 mA and wide GPIO range capability.

The ULN2803A comprises seven high voltage, high current NPN Darlington transistor pairs. All units feature a common emitter and open collector outputs. To maximize their effectiveness, these units contain suppression diodes for inductive loads. The ULN2803A has a series base resistor to each Darlington pair, thus allowing operation directly with TTL or CMOS operating at supply voltages of 5.0 V or 3.3 V. The ULN2803A offers solutions to a great many interface needs, including solenoids, relays, lamps, small motors, and LEDs. Applications requiring sink currents beyond the capability of a single output may be accommodated by paralleling the outputs.

#### 9.2 Functional Block Diagram



### 9.3 Feature Description

Each channel of ULN2803A consists of Darlington connected NPN transistors. This connection creates the effect of a single transistor with a very high current gain ( $\beta$ 2). This can be as high as 10,000 A/A at certain currents. The very high  $\beta$  allows for high output current drive with a very low input current, essentially equating to operation with low GPIO voltages.

The GPIO voltage is converted to base current via the 2.7 k $\Omega$  resistor connected between the input and base of the pre-driver Darlington NPN. The 7.2 k $\Omega$  & 3.0 k $\Omega$  resistors connected between the base and emitter of each respective NPN act as pull-downs and suppress the amount of leakage that may occur from the input.

The diodes connected between the output and COM pin is used to suppress the kick-back voltage from an inductive load that is excited when the NPN drivers are turned off (stop sinking) and the stored energy in the coils causes a reverse current to flow into the coil supply via the kick-back diode.

In normal operation the diodes on base and collector pins to emitter will be reversed biased. If these diode are forward biased, internal parasitic NPN transistors will draw (a nearly equal) current from other (nearby) device pins.

#### 9.4 Device Functional Modes

#### 9.4.1 Inductive Load Drive

When the COM pin is tied to the coil supply voltage, ULN2803A is able to drive inductive loads and supress the kick-back voltage via the internal free wheeling diodes.

#### 9.4.2 Resistive Load Drive

When driving a resistive load, a pull-up resistor is needed in order for ULN2803A to sink current and for there to be a logic high level. The COM pin can be left floating for these applications.



### 10 Application and Implementation

#### **NOTE**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 10.1 Application Information

ULN2803A will typically be used to drive a high voltage and/or current peripheral from an MCU or logic device that cannot tolerate these conditions. The following design is a common application of ULN2803A, driving inductive loads. This includes motors, solenoids & relays. Each load type can be modeled by what's seen in Figure 13.

### 10.2 Typical Application




Figure 13. ULN2803A as Inductive Load Driver



### **Typical Application (continued)**

#### 10.2.1 Design Requirements

For this design example, use the parameters listed in Table 1 as the input parameters.

#### **Table 1. Design Parameters**

DESIGN PARAMETER	EXAMPLE VALUE
GPIO Voltage	3.3 V or 5.0 V
Coil Supply Voltage	12 V to 100 V
Number of Channels	8
Output Current (R <sub>COIL</sub> )	20 mA to 300 mA per channel
Duty Cycle	100%

#### 10.2.2 Detailed Design Procedure

When using ULN2803A in a coil driving application, determine the following:

- Input Voltage Range
- Temperature Range
- Output & Drive Current
- Power Dissipation

#### 10.2.2.1 Drive Current

The coil current is determined by the coil voltage (VSUP), coil resistance & output low voltage ( $V_{OL}$  or  $V_{CE(SAT)}$ ).  $I_{COIL} = (V_{SUP} - V_{CE(SAT)}) / R_{COIL}$  (1)

#### 10.2.2.2 Output Low Voltage

The output low voltage ( $V_{OL}$ ) is the same thing as  $V_{CE(SAT)}$  and can be determined by, Figure 1, Figure 2, or *Electrical Characteristics*.

#### 10.2.2.3 Power Dissipation & Temperature

The number of coils driven is dependent on the coil current and on-chip power dissipation. To determine the number of coils possible, use the below equation to calculate ULN2803A on-chip power dissipation  $P_D$ :

$$P_{D} = \sum_{i=1}^{N} V_{OLi} \times I_{Li}$$

Where:

N is the number of channels active together.

V<sub>OLi</sub> is the OUT<sub>i</sub> pin voltage for the load current I<sub>Li</sub>. This is the same as V<sub>CE(SAT)</sub>

(2)

In order to guarantee reliability of ULN2803A and the system the on-chip power dissipation must be lower that or equal to the maximum allowable power dissipation ( $PD_{(MAX)}$ ) dictated by below equation Equation 3.

$$PD_{(MAX)} = \begin{pmatrix} T_{J(MAX)} - T_{A} \end{pmatrix} \theta_{JA}$$

Where

T<sub>J(MAX)</sub> is the target maximum junction temperature.

T<sub>A</sub> is the operating ambient temperature.

 $\theta_{\text{JA}}$  is the package junction to ambient thermal resistance.


(3)

It is recommended to limit ULN2803A IC's die junction temperature to less than 125°C. The IC junction temperature is directly proportional to the on-chip power dissipation.



#### 10.2.3 Application Curves

The following curves were generated with ULN2803A driving an OMRON G5NB relay –  $V_{in}$  = 5.0V;  $V_{sup}$ = 12 V &  $R_{COII}$  = 2.8 k $\Omega$ 



### 11 Power Supply Recommendations

This part does not need a power supply; however, the COM pin is typically tied to the system power supply. When this is the case, it is very important to make sure that the output voltage does not heavily exceed the COM pin voltage. This will heavily forward bias the fly-back diodes and cause a large current to flow into COM, potentially damaging the on-chip metal or over-heating the part.

#### 12 Layout

#### 12.1 Layout Guidelines

Thin traces can be used on the input due to the low current logic that is typically used to drive ULN2803A. Care must be taken to separate the input channels as much as possible, as to eliminate cross-talk. Thick traces are recommended for the output, in order to drive whatever high currents that may be needed. Wire thickness can be determined by the trace material's current density and desired drive current.

Since all of the channels currents return to a common emitter, it is best to size that trace width to be very wide. Some applications require up to 2.5 A.

#### 12.2 Layout Example




Figure 16. Package Layout



### 13 Device and Documentation Support

#### 13.1 Trademarks

All trademarks are the property of their respective owners.

#### 13.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### 13.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

### 14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Product Folder Links: *ULN2803A* 

Copyright © 1997-2015, Texas Instruments Incorporated





29-May-2015

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
ULN2803ADW	ACTIVE	SOIC	DW	18	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ULN2803A	Samples
ULN2803ADWG4	ACTIVE	SOIC	DW	18	40	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ULN2803A	Samples
ULN2803ADWR	ACTIVE	SOIC	DW	18	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ULN2803A	Samples
ULN2803ADWRG4	ACTIVE	SOIC	DW	18	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	ULN2803A	Samples
ULN2803AN	LIFEBUY	PDIP	N	18	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	ULN2803AN	
ULN2803AN-P	LIFEBUY	PDIP	N	18		Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	ULN2803AN	
ULN2803ANE4	LIFEBUY	PDIP	N	18	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	ULN2803AN	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.



### PACKAGE OPTION ADDENDUM

29-May-2015

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## PACKAGE MATERIALS INFORMATION

www.ti.com 3-Mar-2014

### TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ULN2803ADWR	SOIC	DW	18	2000	330.0	24.4	10.9	12.0	2.7	12.0	24.0	Q1

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 3-Mar-2014




#### \*All dimensions are nominal

Device Package Type		Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
ULN2803ADWR	SOIC	DW	18	2000	370.0	355.0	55.0	

DW (R-PDSO-G18)

### PLASTIC SMALL OUTLINE




NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AB.



# DW (R-PDSO-G18)

## PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC—7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

