

# EPC2100 – Enhancement Mode GaN Power Transistor Half Bridge Preliminary Specification Sheet


Status: Engineering

Features:

- 90% System Efficiency at 25 A
  - 12 V<sub>IN</sub> to 1.2V<sub>OUT</sub>, 500 kHz
  - Includes output filter
- High Frequency Operation (Beyond 10 MHz)
- High Density Footprint
- Low Inductance Package
- Pb-Free (RoHS Compliant), Halogen Free


Applications:

- High Frequency DC-DC Conversion
- Point-of-Load (POL) Converters




EPC2100 devices are supplied only in passivated die form with solder bars  
Die Size: 6.05 mm x 2.3 mm

Typical System Efficiency



Typical Circuit



MAXIMUM RATINGS

Parameter	Value	
Maximum Drain – Source Voltage (V <sub>SW</sub> to P <sub>GND</sub> , V <sub>IN</sub> to V <sub>SW</sub> )	30 V	
Maximum Gate – Source Voltage Range (Gate 1 to V <sub>SW</sub> , Gate 2 to P <sub>GND</sub> )	-4 V < V <sub>GS</sub> < 6 V	
Continuous Drain Current, 25 °C	Q1 Control FET	9.5 A
	Q2 Sync FET	38 A
Maximum Pulsed Drain Current, 25 °C, T <sub>pulse</sub> = 300 μs	Q1 Control FET	100 A
	Q2 Sync FET	400 A
Optimum Temperature Range	-40 °C < T <sub>J</sub> < 150 °C	

# EPC2100 – Enhancement Mode GaN Power Transistor Half Bridge Preliminary Specification Sheet



## STATIC CHARACTERISTICS

Parameter	Conditions	Q1 Control FET	Q2 Sync FET
Maximum Drain – Source Voltage ( $BV_{DSS}$ )	Q1: $V_{GS} = 0\text{ V}$ , $I_D = 250\ \mu\text{A}$	30 V	
	Q2: $V_{GS} = 0\text{ V}$ , $I_D = 1\text{ mA}$		
Maximum Drain – Source Leakage	$V_{DS} = 24\text{ V}$ , $V_{GS} = 0\text{ V}$	200 $\mu\text{A}$	800 $\mu\text{A}$
Maximum $R_{DS(ON)}$	$V_{GS} = 5\text{ V}$ , $I_D = 25\text{ A}$	8 m $\Omega$	2 m $\Omega$
Typical $R_{DS(ON)}$	$V_{GS} = 5\text{ V}$ , $I_D = 25\text{ A}$	6 m $\Omega$	1.5 m $\Omega$
Gate – Source Threshold Voltage	Q1: $I_D = 4\text{ mA}$ , $V_{DS} = V_{GS}$	0.8 V < $V_{GS(TH)}$ < 2.5 V	
	Q2: $I_D = 16\text{ mA}$ , $V_{DS} = V_{GS}$		
Gate – Source Maximum Positive Leakage	$V_{GS} = 5\text{ V}$	3 mA	9 mA
Gate – Source Maximum Negative Leakage	$V_{GS} = -4\text{ V}$	-200 $\mu\text{A}$	-800 $\mu\text{A}$

$T_J = 25\text{ }^\circ\text{C}$  unless otherwise stated

## DYNAMIC CHARACTERISTICS

Parameter	Conditions	Typical Value		
		Q1 Control FET	Q2 Sync FET	Unit
$C_{ISS}$ (Input Capacitance)	$V_{DS} = 15\text{ V}$ , $V_{GS} = 0\text{ V}$	0.38	1.7	nF
$C_{OSS}$ (Output Capacitance)		0.29	1.6	
$C_{RSS}$ (Reverse Transfer Capacitance)		0.02	0.11	
$Q_G$ (Total Gate Charge)	$V_{DS} = 15\text{ V}$ , $I_D = 25\text{ A}$	3.5	15	nC
$Q_{GS}$ (Gate to Source Charge)		1.4	4.6	
$Q_{GD}$ (Gate to Drain Charge)		0.57	2.6	
$Q_{G(TH)}$ (Gate Charge at Threshold)		0.90	3.4	
$Q_{OSS}$ (Output Charge)	$V_{DS} = 15\text{ V}$ , $V_{GS} = 0\text{ V}$	5.5	28	
$Q_{RR}$ (Source-Drain Recovery Charge)		0	0	

$T_J = 25\text{ }^\circ\text{C}$  unless otherwise stated

# EPC2100 – Enhancement Mode GaN Power Transistor Half Bridge Preliminary Specification Sheet



## THERMAL CHARACTERISTICS

		TYP		
		Q1 Control FET	Q2 Sync FET	
R <sub>θJC</sub>	Thermal Resistance, Junction to Case	0.4		°C/W
R <sub>θJB</sub>	Thermal Resistance, Junction to Board (Note 2)	1.8	1.2	°C/W
R <sub>θ12</sub>	Thermal Resistance, Cross-Coupling	0.85		°C/W
R <sub>θJA</sub>	Thermal Resistance, Junction to Ambient (Note 1)	42		°C/W

Note 1: R<sub>θJA</sub> is determined with the device mounted on one square inch of copper pad, single layer 2 oz copper on FR4 board.

Note 2: ΔT is determined by the following matrix equation:

$$\begin{pmatrix} \Delta T_{Q1} \\ \Delta T_{Q2} \end{pmatrix} = \begin{bmatrix} 1.2 & 0.85 \\ 0.85 & 1.8 \end{bmatrix} \cdot \begin{pmatrix} P_{Q1} \\ P_{Q2} \end{pmatrix}$$


This matrix equation lets you calculate the temperature rise of each FET, given the power dissipated in each FET.

Thermal models for EPC devices available at <http://epc-co.com/epc/DesignSupport/DeviceModels.aspx>


# EPC2100 – Enhancement Mode GaN Power Transistor Half Bridge Preliminary Specification Sheet




**Figure 1a:**




**Figure 1b:**




**Figure 2a:**




**Figure 2b:**



**Figure 3a:**



**Figure 3b:**



# EPC2100 – Enhancement Mode GaN Power Transistor Half Bridge Preliminary Specification Sheet



Figure 4a:




Figure 4b:




Figure 5a:




Figure 5b:




Figure 5c:






Figure 5d:




# EPC2100 – Enhancement Mode GaN Power Transistor Half Bridge Preliminary Specification Sheet




**Figure 6a:**




**Figure6b:**




**Figure 7a:**




**Figure7b:**



**Figure 8a:**




**Figure 8b:**



# EPC2100 – Enhancement Mode GaN Power Transistor Half Bridge Preliminary Specification Sheet


**Figure 9a:**

EPC2100-Q1: Normalized Threshold Voltage vs Temperature




**Figure 9b:**

EPC2100-Q2: Normalized Threshold Voltage vs Temperature



# EPC2100 – Enhancement Mode GaN Power Transistor Half Bridge Preliminary Specification Sheet


## DIE MARKINGS



Part Number	Laser Marking		
	Part # Marking Line 1	Lot_Date Code Marking Line 2	Lot_Date Code Marking Line 3
EPC2100ENGR	21XX	YYYY	ZZZZ

## DIE OUTLINE


### Solder Bar View



DIM	MICROMETERS		
	MIN	Nominal	MAX
A	6020	6050	6080
B	2270	2300	2330
c	2047	2050	2053
d	247	250	253
e	210	225	240
f	195	200	205
g	400	400	400

Pad 2 is Gate1 (high side); Pad 4 is Gate2 (low side); Pad 3 is HS Gate Return;  
 Pads 5, 12, 13, 14, 15, 22, 23, 24, 25, 32, 33, 34, 35, 42, 43, 44, 45, 52, 53, 54, 55, 62, 63, 64, 65, 72, 73, 74, 75 are Ground  
 Pads 1, 11, 21, 31, 41, 51, 61, 71 are  $V_{IN}$   
 Pads 6, 7, 8, 9, 10, 16, 17, 18, 19, 20, 26, 27, 28, 29, 30, 36, 37, 38, 39, 40, 46, 47, 48, 49, 50, 56, 57, 58, 59, 60, 66, 67, 68, 69, 70 are switch node.

### Side View






# EPC2100 – Enhancement Mode GaN Power Transistor Half Bridge

## Preliminary Specification Sheet


### RECOMMENDED LAND PATTERN

(Units in  $\mu\text{m}$ )



Land pattern is solder mask defined.

### LAYOUT EXAMPLE



### Recommended PCB Layout

Gerber Files available at:

<http://epc-co.com/epc/documents/gerber-files/EPC9036%20Development%20Board%20Gerbers.zip>

Assembly Resources at: <http://epc-co.com/epc/DesignSupport/AssemblyBasics.aspx>

Efficient Power Conversion Corporation (EPC) reserves the right to make changes without further notice to any products herein. Engineering devices, designated with an ENG\* suffix at point of purchase, are first article products that EPC is preparing for production release. Specifications may change on final production release of the device. If you have questions please [contact us](#). EPC does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights, nor the rights of other.

eGaN® is a registered trademark of Efficient Power Conversion Corporation.

U.S. Patents 8,350,294; 8,404,508; 8,431,960; 8,436,398; 8,785,974; 8,890,168; 8,969,918; 8,853,749; 8,823,012

Revised December, 2015