

T20 Data Sheet

DST20-v3.1 February 2020 [www.efinixinc.com](http://www.efinixinc.co.cn)

Copyright [©] 2020. All rights reserved. Efinix, the Efinix logo, Quantum, Trion, and Efinity are trademarks of Efinix, Inc. All other trademarks and service marks are the property of their respective owners. All specifications subject to change without notice.

Contents

Introduction

The T20 FPGA features the high-density, low-power Efinix® Quantum™ architecture wrapped with an I/O interface for easy integration. With a high I/O to logic ratio and differential I/O support, T20 FPGAs supports a variety of applications that need wide I/O connectivity. The T20 also includes a MIPI D-PHY with a built-in, royalty-free CSI-2 controller, which is the most popular camera interface used in the mobile industry. Additionally, T20 FPGAs support a DDR3, LPDDR3, LPDDR2 PHY with memory controller hard IP that provides faster access to data stored in memory. The carefully tailored combination of core resources and I/O provides enhanced capability for applications such as embedded vision, voice and gesture recognition, intelligent sensor hubs, power management, and LED drivers.

Features

- High-density, low-power Quantum™ architecture
- Built on SMIC 40 nm process
- Low core leakage current (6.7 mA typical)
- FPGA interface blocks
	- $-$ GPIO
	- $-$ PLL
	- LVDS 800 Mbps per lane with up to 20 TX pairs and 26 RX pairs
	- MIPI DPHY with CSI-2 controller hard IP, 1.5 Gbps per lane
	- DDR3, LPDDR3, LPDDR2 x16 PHY with memory controller hard IP, 12.8 Gbps aggregate bandwidth
- Programmable high-performance I/O
	- Supports 1.8, 2.5, and 3.3 V single-ended I/O standards and interfaces
- Flexible on-chip clocking
	- 16 low-skew global clock signals can be driven from off-chip external clock signals or PLL synthesized clock signals
	- PLL support
- Flexible device configuration
	- Standard SPI interface (active, passive, and daisy chain)
	- JTAG interface
	- Optional Mask Programmable Memory (MPM) capability
- Fully supported by the Efinity® software, an RTL-to-bitstream compiler

Table 1: T20 FPGA Resources

⁽¹⁾ Logic capacity in equivalent LE counts.

Table 2: T20 Package-Dependent Resources

Available Package Options

Table 3: Available Packages

Device Core Functional Description

T20 FPGAs feature an eXchangeable Logic and Routing (XLR) cell that Efinix has optimized for a variety of applications. Trion® FPGAs contain three building blocks constructed from XLR cells: LEs, embedded memory blocks, and multipliers. Each FPGA in the Trion® family has a custom number of building blocks to fit specific application needs. As shown in the following figure, the FPGA includes I/O ports on all four sides, as well as columns of LEs, memory, and multipliers. A control block within the FPGA handles configuration.

 (2) The LVDS I/O pins are dual-purpose. The full number of GPIO are avaiable when all LVDS I/O pins are in GPIO mode.

 (3) Contact Efinix for the resource information for this package.

XLR Cell

The eXchangeable Logic and Routing (XLR) cell is the basic building block of the Quantum™ architecture. The Efinix XLR cell combines logic and routing and supports both functions interchangeably. This unique innovation greatly enhances the transistor flexibility and utilization rate, thereby reducing transistor counts and silicon area significantly.

Logic Cell

The LE comprises a 4-input LUT or a full adder plus a register (flipflop). You can program each LUT as any combinational logic function with four inputs. You can configure multiple LEs to implement arithmetic functions such as adders, subtractors, and counters.

Figure 2: Logic Element Block Diagram

Embedded Memory

The core has 5-kbit high-speed, synchronous, embedded SRAM memory blocks. Memory blocks can operate as single-port RAM, simple dual-port RAM, true dual-port RAM, FIFOs, or ROM. You can initialize the memory content during configuration. The Efinity® software includes a memory cascading feature to connect multiple blocks automatically to form a larger array. This feature enables you to instantiate deeper or wider memory modules.

The memory read and write ports have the following modes for addressing the memory (depth x width):

The read and write ports support independently configured data widths.

Figure 3: Embedded Memory Block Diagram (True Dual-Port Mode)

Multipliers

The FPGA has high-performance multipliers that support 18 x 18 fixed-point multiplication. Each multiplier takes two signed 18-bit input operands and generates a signed 36-bit output product. The multiplier has optional registers on the input and output ports.

Figure 4: Multiplier Block Diagram

Global Clock Network

The Quantum™ core fabric supports up to 16 global clock (GCLK) signals feeding 16 prebuilt global clock networks. Global clock pins (GPIO), PLL outputs, and core-generated clocks can drive the global clock network

The global clock networks are balanced clock trees that feed all FPGA modules. Each network has dedicated clock-enable logic to save power by disabling the clock tree at the root. The logic dynamically enables/disables the network and guarantees no glitches at the output.

Device Interface Functional Description

The device interface wraps the core and routes signals between the core and the device I/O pads through a signal interface. Because they use the flexible $Quantum$ ^{m} architecture, devices in the Trion® family support a variety of interfaces to meet the needs of different applications.

Interface Block Connectivity

The FPGA core fabric connects to the interface blocks through a signal interface. The interface blocks then connect to the package pins. The core connects to the interface blocks using three types of signals:

- *Input*—Input data or clock to the FPGA core
- *Output*—Output from the FPGA core
- *Clock output*—Clock signal from the core clock tree

Figure 6: Interface Block and Core Connectivity

GPIO blocks are a special case because they can operate in several modes. For example, in alternate mode the GPIO signal can bypass the signal interface and directly feed another interface block. So a GPIO configured as an alternate input can be used as a PLL reference clock without going through the signal interface to the core.

When designing for Trion[®] FPGAs, you create an RTL design for the core and also configure the interface blocks. From the perspective of the core, outputs from the core are inputs to the interface block and inputs to the core are outputs from the interface block. The Efinity netlist always shows signals from the perspective of the core, so some signals do not appear in the netlist:

- GPIO used as reference clocks are not present in the RTL design, they are only visible in the interface block configuration.
- The FPGA clock tree is connected to the interface blocks directly. Therefore, clock outputs from the core to the interface are not present in the RTL design, they are only part of the interface configuration (this includes GPIO configured as output clocks).

The following sections describe the T20 interface blocks. Signals and block diagrams are shown from the perspective of the interface, not the core.

General-Purpose I/O Logic and Buffer

The GPIO support the 3.3 V LVTTL and 1.8 V, 2.5 V, and 3.3 V LVCMOS I/O standards. The GPIOs are grouped into banks. Each bank has its own VCCIO that sets the bank voltage for the I/O standard.

Each GPIO consists of I/O logic and an I/O buffer. I/O logic connects the core logic to the I/O buffers. I/O buffers are located at the periphery of the device.

The I/O logic comprises three register types:

- *Input*—Capture interface signals from the I/O before being transferred to the core logic
- *Output*—Register signals from the core logic before being transferred to the I/O buffers
- *Output enable*—Enable and disable the I/O buffers when I/O used as output

Table 4: GPIO Modes

The T20 I/O buffer supports weak pull-up mode, weak pull-down mode, and the input I/O buffer supports a Schmitt trigger mode. The output I/O buffer has four settings for programmable drive strength^{[\(4\)](#page-9-1)} as well as an option to enable or disable the slew rate. Turn on the **Enable Slew Rate** option in the Efinity® Interface Designer for a slow slew rate; turn the option off for a fast slew rate. When the I/O buffer is disabled, the output value is tristated.

Note: Refer to [Table 58: Single-Ended I/O Buffer Drive Strength Characteristics](#page-42-0) on page 43 for more information.

During configuration, all GPIO pins are tristated and configured in weak pull-up mode.

By default, unused GPIO pins are tristated and configured in weak pull-up mode. You can change the default mode to weak pull-down in the Interface Designer.

⁽⁴⁾ GPIO pins using LVDS resources do not have programmable drive strength.

Complex I/O Buffer

Figure 7: I/O Interface Block

1. GPIO pins using LVDS resources do not have a pull-down resistor.

Note: LVDS pins configured as GPIO do not have double data I/O (DDIO).

Table 5: GPIO Signals

Double-Data I/O

T20 FPGAs support double data I/O (DDIO) on certain input and output registers. In this mode, the DDIO register captures data on both positive and negative clock edges. The core receives 2 bit wide data from the interface.

In normal mode, the interface receives or sends data directly to or from the core on the positive and negative clock edges. In resync mode, the interface resynchronizes the data to pass both signals on the positive clock edge only.

Not all GPIO support DDIO; additionally, LVDS pins configured as GPIO (that is, single ended I/O) do not support DDIO functionality.

Note: The Resource Assigner in the Efinity® Interface Designer shows which GPIO support DDIO.

In resync mode, the IN1 data captured on the falling clock edge is delayed one half clock cycle. In the Interface Designer, IN0 is the HI pin name and IN1 is the LO pin name.

In the Interface Designer, OUT0 is the HI pin name and OUT1 is the LO pin name.

Clock and Control Distribution Network

The global clock network is distributed through the device to provide clocking for the core's LEs, memory, multipliers, and I/O blocks. Designers can access the T20 global clock network using the global clock GPIO pins, PLL outputs, and core-generated clocks. Similarly, the T20 has GPIO pins (the number varies by package) that the designer can configure as control inputs to access the high-fanout network connected to the LE's set, reset, and clock enable signals.

Learn more: Refer to the [T20 Pinout](https://www.efinixinc.com/support/docsdl.php?s=ef&pn=T13_T20_PINOUT) for information on the location and names of these pins.

I/O Banks

Trion FPGAs have input/output (I/O) banks for general-purpose usage. Each I/O bank has independent power pins. The number and voltages supported vary by FPGA and package.

The number of banks and the voltages they support vary by package.

Some I/O banks are merged at the package level by sharing VCCIO pins. Merged banks have underscores (\bigcup between banks in the name (e.g., 1B_1C means 1B and 1C are connected).

Package I/O Banks Voltage (V) Banks with DDIO Support Merged Banks $1A - 1E$, $3A - 3E$ 1.8, 2.5 , 3.3 1B, 1C, 1D, 3B, 3C, 3D, 3E 1B_1C_1D, 3A_3B, 3C_3D_3E BGA169 4A, 4B 3.3 – – $1A - 1E$, $3A - 3E$ 1.8, 2.5 , 3.3 1B, 1C, 1D, 3B, 3C, 3D, 3E 1B_1C, 1D_1E. 3A_3B_3C, 3D_3E BGA256 4A, 4B 3.3 – – BGA324 1A - 1E, 2A - 2C, 3A - 3C, 4A, 4B, TR, BR 1.8, 2.5, 3.3 | 1A - 1E, 3C, TR, BR | 1B_1C, 1D_1E

Table 7: I/O Banks by Package

Learn more: Refer to the [T20 Pinout](https://www.efinixinc.com/support/docsdl.php?s=ef&pn=T13_T20_PINOUT) for information on the I/O bank assignments.

PLL

The T20 has 5 available PLLs to synthesize clock frequencies.

You can use the PLL to compensate for clock skew/delay via external or internal feedback to meet timing requirements in advanced application. The PLL reference clock has up to four sources. You can dynamically select the PLL reference clock with the CLKSEL port. (Hold the PLL in reset when dynamically selecting the reference clock source.)

One of the PLLs can use an LVDS RX buffer to input it's reference clock.

The PLL consists of a pre-divider counter (N counter), a feedback multiplier counter (M counter), a post-divider counter (O counter), and output divider.

Note: Refer to T20 Interface Floorplan for the location of the PLLs on the die. Refer to [Table 89: General](#page-53-1) [Pinouts](#page-53-1) on page 54 for the PLL reference clock resource assignment.

Figure 10: PLL Block Diagram

The counter settings define the PLL output frequency:

Internal Feedback Mode	Local and Core Feedback Mode	Where:
$F_{\text{PFD}} = F_{\text{IN}} / N$ F_{VCO} = F_{PFD} x M $FOUT = (FIN × M) / (N × O × C)$	$F_{\text{PFD}} = F_{\text{IN}} / N$ F_{VCO} = (F _{PFD} x M x O x C _{FBK}) ⁽⁵⁾ $F_{\text{OUT}} = (F_{\text{IN}} \times M \times C_{\text{FBK}}) / (N \times C)$	F _{VCO} is the voltage control oscillator frequency $FOUT$ is the output clock frequency F_{IN} is the reference clock frequency F _{PFD} is the phase frequency detector input frequency C is the output divider

^{(5) (}M x O x C_{FBK}) must be \leq 255.

Note: The reference clock must be between 10 and 200 MHz. The PFD input must be between 10 and 50 MHz. The VCO frequency must be between 500 and 1,500 MHz.

Table 8: PLL Signals (Interface to FPGA Fabric)

Table 9: PLL Interface Designer Settings - Properties Tab

Table 10: PLL Interface Designer Settings - Manual Configuration Tab

Table 11: PLL Reference Clock Resource Assignments (BGA169 and BGA256)

Table 12: PLL Reference Clock Resource Assignments (BGA324)

LVDS

The LVDS hard IP transmitters and receivers operate independently.

- LVDS TX consists of LVDS transmitter and serializer logic.
- LVDS RX consists of LVDS receiver, on-die termination, and de-serializer logic.

The T20 has one PLL for use with the LVDS receiver.

Note: You can use the LVDS TX and LVDS RX channels as 3.3 V single-ended GPIO pins, which support a weak pull-up but do not support a Schmitt trigger or variable drive strength. When using LVDS as GPIO, make sure to leave at least 2 pairs of unassigned LVDS pins between any GPIO and LVDS pins in the same bank. This separation reduces noise. The Efinity software issues an error if you do not leave this separation.

The LVDS hard IP has these features:

- Dedicated LVDS TX and RX channels (the number of channels is package dependent), and one dedicated LVDS RX clock
- Up to 800 Mbps for LVDS data transmit or receive
- Supported serialization and deserialization factors: 8:1, 7:1, 6:1, 5:1, 4:1, 3:1, and 2:1
- 1:1 mode to bypass the serializer or deserializer
- Source synchronous clock output edge-aligned with data for LVDS transmitter and receiver
- $\overline{100}$ Ω on-die termination resistor for the LVDS receiver

LVDS TX

Figure 12: LVDS TX Interface Block Diagram

Table 13: LVDS TX Signals (Interface to FPGA Fabric)

Table 14: LVDS TX Pads

The following waveform shows the relationship between the fast clock, slow clock, TX data going to the pad, and byte-aligned data from the core.

Figure 13: LVDS Timing Example Serialization Width of 8

Table 15: LVDS TX Settings in Efinity® Interface Designer

LVDS RX

Figure 14: LVDS RX Interface Block Diagram

Signal	Direction	Notes	
$IN[n-1:0]$	Output	Parallel input data where n is the de-serialization factor. A width of 1 bypasses the deserializer.	
ALT	Output	Alternative input, only available for an LVDS RX resource in bypass mode (deserialization width is 1; alternate connection type). Alternative connections are PLLCLK and PLLFBK.	
FASTCLK	Input	Fast clock to de-serialize the data from the LVDS pads.	
SLOWCLK	Input	Slow clock to latch the incoming data to the core.	
RST	Input	Reset the de-serializer. Unused by default.	

Table 16: LVDS RX Signals (Interface to FPGA Fabric)

Table 17: LVDS RX Pads

The following waveform shows the relationship between the fast clock, slow clock, RX data coming in from the pad, and byte-aligned data to the core.

Figure 15: LVDS RX Timing Example Serialization Width of 8

IN is byte-aligned data passed to the core on the rising edge of SLOWCLK.

Table 18: LVDS RX Settings in Efinity® Interface Designer

MIPI

The MIPI CSI-2 interface is the most widely used camera interface for mobile.^{[\(6\)](#page-20-1)}. You can use this interface to build single- or multi-camera designs for a variety of applications.

T20 FPGAs include two hardened MIPI D-PHY blocks (4 data lanes and 1 clock lane) with MIPI CSI-2 IP blocks. The MIPI RX and MIPI TX can operate independently with dedicated I/O banks.

Note: The MIPI D-PHY and CSI-2 controller are hard blocks; users cannot bypass the CSI-2 controller to access the D-PHY directly for non-CSI-2 applications.

> The MIPI TX/RX interface supports the MIPI CSI-2 specification v1.3 and the MIPI D-PHY specification v1.1. It has the following features:

- Programmable data lane configuration supporting 1, 2, or 4 lanes
- High-speed mode supports up to 1.5 Gbps data rates per lane
- Operates in continuous and non-continuous clock modes
- 64 bit pixel interface for cameras
- Supports Ultra-Low Power State (ULPS)

Table 19: MIPI Supported Data Types

With more than one MIPI TX and RX blocks, Trion® FPGAs support a variety of video applications.

Figure 16: MIPI Example System

⁽⁶⁾ Source: MIPI Alliance <https://www.mipi.org/specifications/csi-2>

MIPI TX

The MIPI TX is a transmitter interface that translates video data from the Trion° core into packetized data sent over the HSSI interface to the board. Five high-speed differential pin pairs (four data, one clock), each of which represent a lane, connect to the board. Control and video signals connect from the MIPI interface to the core.

The control signals determine the clocking and how many transceiver lanes are used. All control signals are required except the two reset signals. The reset signals are optional, however, you must use both signals or neither.

The MIPI block requires an escape clock (ESC CLK) for use when the MIPI interface is in escape (low-power) mode, which runs between 11 and 20 MHz.

Note: Efinix recommends that you set the escape clock frequency as close to 20 MHz as possible.

The video signals receive the video data from the core. The MIPI interface block encodes is and sends it out through the MIPI D-PHY lanes.

The REF CLK signal is a reference clock for the internal MIPI TX PLL used to generate the transmitted data. The FPGA has a dedicated GPIO resource (MREFCLK) that you must configure to provide the reference clock. All of the MIPI TX blocks share this resource.

Figure 18: MIPI TX Interface Block Diagram

Table 20: MIPI TX Control Signals (Interface to FPGA Fabric)

Table 21: MIPI TX Video Signals (Interface to FPGA Fabric)

Table 22: MIPI TX Pads

Table 23: MIPI TX Settings in Efinity® Interface Designer

MIPI TX Video Data TYPE[5:0] Settings

The video data type can only be changed when HSYNC is low.

Table 24: MIPI TX TYPE[5:0]

MIPI RX

The MIPI RX is a receiver interface that translates HSSI signals from the board to video data in the Trion® core. Five high-speed differential pin pairs (one clock, four data), each of which represent a lane, connect to the board. Control, video, and status signals connect from the MIPI interface to the core.

The control signals determine the clocking, how many transceiver lanes are used, and how many virtual channels are enabled. All control signals are required except the two reset signals. The reset signals are optional, however, you must use both signals or neither.

The video signals send the decoded video data to the core. All video signals must fully support the MIPI standard.

The status signals provide optional status and error information about the MIPI RX interface operation.

Figure 20: MIPI RX Interface Block Diagram

Table 26: MIPI RX Video Signals (Interface to FPGA Fabric)

Table 27: MIPI RX Status Signals (Interface to FPGA Fabric)

Table 28: MIPI RX Error Signals (ERROR[17:0])

Table 29: MIPI RX Pads

Table 30: MIPI RX Settings in Efinity® Interface Designer

MIPI RX Video Data TYPE[5:0] Settings

The video data type can only be changed when HSYNC is low.

Table 31: MIPI RX TYPE[5:0]

D-PHY Timing Parameters

During CSI-2 data transmission, the MIPI D-PHY alternates between low power mode and high-speed mode. The D-PHY specification defines timing parameters to facilitate the correct hand-shaking between the MIPI TX and MIPI RX during mode transitions.

You set the timing parameters to correspond to the specifications of your hardware in the Efinity® Interface Designer.

- *RX parameters*—T_{CLK-SETTLE}, T_{HS-SETTLE} (see [Table 25: MIPI RX Control Signals](#page-26-0) [\(Interface to FPGA Fabric\)](#page-26-0) on page 27)
- *TX parameters*—T_{CLK-POST}, T_{CLK-TRAIL}, T_{CLK-PREPARE}, T_{CLK-ZERO}, T_{CLK-PRE}, T_{HS-} PREPARE, THS-ZERO, THS-TRAIL (see [Table 23: MIPI TX Settings in Efinity Interface](#page-23-0) [Designer](#page-23-0) on page 24)

Note:

1. To enter high-speed mode, the D-PHY goes through states LP-11, LP-01, and LP-00. The D-PHY generates LP-11 to exit high-speed mode.

Figure 22: Switching the Clock Lane between Clock Transmission and Low Power Mode Waveform

DDR DRAM

T20 FPGAs have a x16 DDR PHY interface supporting DDR3, DDR3L, DDR3U, LPDDR3, and LPDDR2 as well as a memory controller hard IP block. The DDR PHY supports data rates up to 1066 Mbps per lane. The memory controller provides two 128 bit AXI buses to communicate with the FPGA core.

Note: The DDR PHY and controller are hard blocks; you cannot bypass the DDR DRAM memory controller to access the PHY directly for non-DDR memory controller applications.

Figure 23: DDR DRAM Block Diagram

The DDR DRAM block supports an $I²C$ calibration bus that can read/write the DDR configuration registers. You can use this bus to fine tune the DDR PHY for high performance.

Note: Although the PLL reference clock can be driven by I/O pads or the core clock tree, Efinix recommends using an I/O pad. The clock tree may induce additional jitter and degrade the DDR performance. Refer to [PLL](#page-14-0) on page 15 for more information about the PLL block.

Table 32: DDR DRAM Performance

Table 34: AXI Gobal Signals (Interface to FPGA Fabric)

Table 36: AXI Write Response Channel Signals (Interface to FPGA Fabric)

Table 37: AXI Read Data Channel Signals (Interface to FPGA Fabric)

Table 38: AXI Write Data Channel Signals (Interface to FPGA Fabric)

Table 39: DDR DRAM I²C Interface Signals

Table 40: DDR DRAM Startup Sequencer Signals

Table 41: DDR DRAM Reset Signal

Table 42: DDR DRAM Pads

DDR Interface Designer Settings

The following tables describe the settings for the DDR block in the Interface Designer.

Table 43: Base Tab

Table 44: Configuration Tab

Table 45: Advanced Options Tab - FPGA Setting Subtab

Table 46: Advanced Options Tab - Memory Mode Register Settings Subtab

Table 47: Advanced Options Tab - Memory Timing Settings Subtab

Table 48: Advanced Options Tab - Controller Settings Subtab

Table 49: Advanced Options Tab - Gate Delay Tuning Settings Subtab

Table 50: Control Tab

Table 51: AXI 0 and AXI 1 Tabs

Power Up Sequence

Efinix® recommends following this power up sequence when powering Trion® FPGAs:

- **1.** Power up VCC and VCCA_*xx* first.
- **2.** When VCC and VCCA_*xx* are stable, power up all VCCIO pins. There is no specific timing delay between the VCCIO pins.
- **3.** Apply power to VCC12A_MIPI_TX, VCC12A_MIPI_RX, and VCC25A_MIPI at least t_{MIPI} power after VCC is stable.
- **4.** After all power supplies are stable, hold CRESET_N high or trigger CRESET_N from low to high for a duration of t_{CREF} N to trigger active SPI programming (the FPGA loads the configuration data from an external flash device).

Note: Refer to [Configuration Timing](#page-50-0) on page 51 and [MIPI Power-Up Timing](#page-48-0) on page 49 for timing information.

Configuration

The T20 FPGA contains volatile Configuration RAM (CRAM). The user must configure the CRAM for the desired logic function upon power-up and before the FPGA enters normal operation. The FPGA's control block manages the configuration process and uses a bitstream to program the CRAM. The Efinity® software generates the bitstream, which is design dependent. You can configure the T20 FPGA(s) in active, passive, or JTAG mode.

Learn more: Refer to [AN 006: Configuring Trion FPGAs](https://www.efinixinc.com/support/docsdl.php?s=ef&pn=AN006) for details on the dedicated configuration pins and how to configure FPGA(s).

In active mode, the FPGA controls the configuration process. An oscillator circuit within the FPGA provides the configuration clock. The bitstream is typically stored in an external serial flash device, which provides the bitstream when the FPGA requests it.

The control block sends out the instruction and address to read the configuration data. First, it issues a release from power-down instruction to wake up the external SPI flash. Then, it waits for at least 30 μ s before issuing a fast read command to read the content of SPI flash from address 24h'000000.

In passive mode, the FPGA is the slave and relies on an external master to provide the control, bitstream, and clock for configuration. Typically the master is a microcontroller or another FPGA in active mode.

In JTAG mode, you configure the FPGA via the JTAG interface.

Supported Configuration Modes

Table 52: T20 Configuration Modes by Package

Learn more: Refer to [AN 006: Configuring Trion FPGAs](https://efinixinc.com/support/docsdl.php?s=ef&pn=AN006) for more information.

Mask-Programmable Memory Option

The T20 FPGA is equipped with one-time programmable MPM. With this feature, you use on-chip MPM instead of an external serial flash device to configure the FPGA. This option is for systems that require an ultra-small factor and the lowest cost structure such that an external serial flash device is undesirable and/or not required at volume production. MPM is a one-time factory programmable option that requires a Non-Recurring Engineering (NRE) payment. To enable MPM, submit your design to our factory; our Applications Engineers (AEs) convert your design into a single configuration mask to be specially fabricated.

⁽⁷⁾ This package does not support active SPI multi-image configuration in x1 mode. Instead, use x2 or x4, or alternatively, use the internal reconfiguration feature as described in [AN 010: Using the Internal Reconfiguration Feature to Remotely Update Trion](https://www.efinixinc.com/support/docsdl.php?s=ef&pn=AN010) [FPGAs](https://www.efinixinc.com/support/docsdl.php?s=ef&pn=AN010).

DC and Switching Characteristics (BGA169 and BGA256)

T20 FPGAs in BGA169 and BGA256 packages have the following DC and switching characteristics.

Table 53: Absolute Maximum Ratings

Conditions beyond those listed may cause permanent damage to the device. Device operation at the absolute maximum ratings for extended periods of time has adverse effects on the device.

Table 54: Recommended Operating Conditions^{[\(8\)](#page-41-1)}

⁽⁸⁾ Supply voltage specification applied to the voltage taken at the device pins with respect to ground, not at the power supply.

Table 55: Power Supply Ramp Rates

Table 56: Single-Ended I/O DC Electrical Characteristics

Table 57: Single-Ended I/O DC Electrical Characteristics

Table 58: Single-Ended I/O Buffer Drive Strength Characteristics

Junction temperature at $T_J = 25$ °C, power supply at nominal voltage.

Table 59: LVDS Pins Configured as Single-Ended I/O DC Electrical Characteristics

Table 60: LVDS Pins Configured as Single-Ended I/O DC Electrical Characteristics

Table 61: LVDS Pins as Single-Ended I/O Buffer Drive Strength Characteristics

Junction temperature at T_J = 25 °C, power supply at nominal voltage, device in nominal process (TT).

Table 62: Block RAM Characteristics

Table 63: DSP Block Characteristics

DC and Switching Characteristics (BGA324 and BGA400)

T20 FPGAs in BGA324 and BGA400 packages have the following DC and switching characteristics.

Important: All specifications are preliminary and pending hardware characterization.

Table 64: Absolute Maximum Ratings

Conditions beyond those listed may cause permanent damage to the device. Device operation at the absolute maximum ratings for extended periods of time has adverse effects on the device.

 $^{(9)}$ Supply voltage specification applied to the voltage taken at the device pins with respect to ground, not at the power supply.

Table 65: Recommended Operating Conditions^{[\(9\)](#page-43-1)}

Table 66: Power Supply Ramp Rates

Table 67: Single-Ended I/O DC Electrical Characteristics

Table 68: Single-Ended I/O DC Electrical Characteristics

Table 69: Single-Ended I/O Buffer Drive Strength Characteristics

Junction temperature at $T_J = 25$ °C, power supply at nominal voltage.

Table 70: LVDS Pins Configured as Single-Ended I/O DC Electrical Characteristics

Table 71: LVDS Pins Configured as Single-Ended I/O DC Electrical Characteristics

Table 72: LVDS Pins as Single-Ended I/O Buffer Drive Strength Characteristics

Junction temperature at T_J = 25 °C, power supply at nominal voltage, device in nominal process (TT).

Table 73: Block RAM Characteristics

Table 74: DSP Block Characteristics

LVDS I/O Electrical Specifications

The LVDS pins comply with the EIA/TIA electrical specifications.

Table 75: LVDS I/O Electrical Specifications

Parameter	Description	Test Conditions	Min	Typ	Max	Unit
V _{CCIO}	LVDS I/O Supply Voltage		2.97	3.3	3.63	\vee
LVDS TX						
V_{OD}	Output Differential Voltage		250		450	mV
Δ V _{OD}	Change in V _{OD}		-		50	mV
V _{OCM}	Output Common Mode Voltage	$RT = 100 \Omega$	1,125	1,250	1,375	mV
Δ V _{OCM}	Change in V _{OCM}				50	mV
V_{OH}	Output High Voltage	$RT = 100 \Omega$			1475	mV
V_{OL}	Output Low Voltage	$RT = 100 \Omega$	925			mV
I_{SAB}	Output Short Circuit Current				24	mA
LVDS $RX^{(10)}$						
V_{ID}	Input Differential Voltage		100		600	mV
V_{ICM}	Input Common Mode Voltage		100		2,000	mV
V _{TH}	Differential Input Threshold		-100		100	mV
ΙL	Input Leakage Current				20	μA

ESD Performance

Refer to the [Trion Reliability Report](https://efinixinc.com/support/docsdl.php?s=ef&pn=TRR) for ESD performance data.

⁽¹⁰⁾ The LVDS RX supports the sub-lvds, slvs, HiVcm, RSDS and 3.3 V LVPECL differential I/O standard.

MIPI Electrical Specifications and Timing

The MIPI D-PHY transmitter and receiver are compliant to the MIPI Alliance Specification for D-PHY Revision 1.1.

Parameter	Description	Min	Typ	Max	Unit
V_{CMTX}	High-speed transmit static common-mode voltage	150	200	250	mV
$ \Delta V_{CMTX(1,0)} $	V _{CMTX} mismatch when output is Differential–1 or Differential-0			5	mV
$ V_{OD} $	High-speed transmit differential voltage	140	200	270	mV
$ \Delta V_{CMTX} $	VOD mismatch when output is Differential-1 or Differential-0			14	mV
VOHHS	High-speed output high voltage			360	mV
Z_{OS}	Single ended output impedance	40	50	62.5	Ω
Δ Z _{OS}	Single ended output impedance mismatch			10	%

Table 76: High–Speed MIPI D–PHY Transmitter (TX) DC Specifications^{[\(11\)](#page-47-1)}

Table 77: Low–Power MIPI D–PHY Transmitter (TX) DC Specifications^{[\(11\)](#page-47-1)}

Table 78: High–Speed MIPI D–PHY Receiver (RX) DC Specifications^{[\(11\)](#page-47-1)}

⁽¹¹⁾ Pending hardware characterization.

Parameter	Description	Min	Typ	Max	Unit
V _{IH}	Logic 1 input voltage	880	-		mV
V_{IL}	Logic 0 input voltage, not in ULP state			550	mV
$V_{IL-ULPS}$	Logic 0 input voltage, ULP state			300	mV
V _{HYST}	Input hysteresis	25			mV

Table 79: Low–Power MIPI D–PHY Receiver (RX) DC Specifications^{[\(11\)](#page-47-1)}

MIPI Power-Up Timing

Apply power to VCC12A_MIPI_TX, VCC12A_MIPI_RX, and VCC25A_MIPI at least t_{MIPI} POWER after VCC is stable. See [Power Up Sequence](#page-38-0) on page 39 for a power-up sequence diagram.

Table 80: MIPI Timing

MIPI Reset Timing

The MIPI RX and TX interfaces have two signals (RSTN and DPHY_RSTN) to reset the CSI-2 and D-PHY controller logic. These sginals are active low, and you should use them together to reset the MIPI interface.

After the rising edge of RSTN and DPHY_RSTN, the t_{INIT} time must be greater than or equal to 100 μ s.

Table 81: MIPI Timing

PLL Timing and AC Characteristics

The following tables describe the PLL timing and AC characteristics.

Table 82: PLL Timing

Table 83: PLL AC Characteristics^{[\(12\)](#page-49-1)}

 (12) Test conditions at 3.3 V and room temperature.

 $^{(13)}$ The output jitter specification applies to the PLL jitter when an input jitter of 20 ps is applied.

Configuration Timing

The T20 FPGA has the following configuration timing specifications. Refer to [AN 006:](https://www.efinixinc.com/support/docsdl.php?s=ef&pn=AN006) [Configuring Trion FPGAs](https://www.efinixinc.com/support/docsdl.php?s=ef&pn=AN006) for detailed configuration information.

Timing Waveforms

Figure 29: SPI Passive Mode (x1) Timing Sequence

Figure 30: Boundary Scan Timing Waveform

Timing Parameters

Table 84: All Modes

Table 85: Active Mode

Table 86: Passive Mode

Table 87: JTAG Mode (BGA169 and BGA256 Packages)

 $^{(14)}$ The FPGA may go into user mode before t_{USER} has elapsed. However, Efinix recommends that you keep the system interface to the FPGA in reset until t_{USER} has elapsed.
⁽¹⁵⁾ O pf output loading.

Table 88: JTAG Mode (BGA324 Packages)

Pinout Description

The following tables describe the pinouts for power, ground, configuration, and interfaces.

Table 89: General Pinouts

Function	Group	Direction	Description	
VCC	Power		Core power supply.	
VCCA_xx	Power		PLL analog power supply. xx indicates location: TL: Top left, TR: Top right, BR: bottom right	
VCCIOxx	Power		I/O pin power supply. xx indicates the bank location: 1A: Bank 1A, 3E: Bank 3E 4A: Bank 4A (only for 3.3 V), 4B: Bank 4B (only for 3.3 V)	
VCCIOxx_yy_zz	Power		Power for I/O banks that are shorted together. xx, yy, and zz are the bank locations. For example: VCCIO1B_1C shorts banks 1B and 1C VCCIO3C_TR_BR shorts banks 3C, TR, and BR	
GND	Ground		Ground.	
CLKn	Alternate	Input	Global clock network input. n is the number. The number of inputs is package dependent.	
CTRLn	Alternate	Input	Global network input used for high fanout and global reset. n is the number. The number of inputs is package dependent.	
PLLIN	Alternate	Input	PLL reference clock resource. There are 5 PLL reference clock resource assignments. Assign the reference clock resource based on the PLL you are using.	
MREFCLK	Alternate	Input	MIPI PLL reference clock source.	
$GPIOx_n$	GPIO	1/O	General-purpose I/O for user function. User I/O pins are single ended. x : Indicates the bank (L or R) n : Indicates the GPIO number.	
GPIOx_n_yyy GPIOx_n_yyy_zzz GPIOx_zzzn	GPIO Multi-Function	I/O	Multi-function, general-purpose I/O. These pins are single ended. If these pins are not used for their alternate function, you can use them as user I/O pins. x : Indicates the bank; left (L), right (R), or bottom (B). n: Indicates the GPIO number. yyy, yyy_zzz: Indicates the alternate function. zzzn: Indicates LVDS TX or RX and number.	
TXNn, TXPn	LVDS	I/O	LVDS transmitter (TX). n: Indicates the number.	
RXNn, RXPn	LVDS	1/O	LVDS receiver (RX). n: Indicates the number.	
CLKNn, CLKPn	LVDS	1/O	Dedicated LVDS receiver clock input. n: Indicates the number.	
RXNn_EXTFBn RXPn_EXTFBn	LVDS	1/O	LVDS PLL external feedback, n: Indicates the number.	
REF_RES			LVDS reference resistor pin. Connect a 12 k Ω resistor with a tolerance of ±1% to the REF_RES pin with respect to ground.	

Table 90: Dedicated Configuration Pins

Table 91: Dual-Purpose Configuration Pins

In user mode (after configuration), you can use these dual-purpose pins as general I/O.

Table 92: MIPI Pinouts (Dedicated)

 n Indicates the number. L indicates the lane

Table 93: DDR Pinouts (Dedicated)

n indicates the number.

Efinity Software Support

The Efinity® software provides a complete tool flow from RTL design to bitstream generation, including synthesis, place-and-route, and timing analysis. The software has a graphical user interface (GUI) that provides a visual way to set up projects, run the tool flow, and view results. The software also has a command-line flow and Tcl command console. The software-generated bitstream file configures the T20 FPGA. The software supports the Verilog HDL and VHDL languages.

T20 Interface Floorplans

i

Note: The numbers in the floorplan figures indicate the GPIO and LVDS number ranges. Some packages may not have all GPIO or LVDS pins in the range bonded out. Refer to the [T20 pinout](https://www.efinixinc.com/support/docsdl.php?s=ef&pn=T13_T20_PINOUT) for information on which pins are available in each package.

Figure 31: Floorplan Diagram for FPGAs in BGA169 Packages (with MIPI)

Figure 32: Floorplan Diagram for FPGAs in BGA256 Packages

Ordering Codes

Refer to the [Trion Selector Guide](https://www.efinixinc.com/support/docsdl.php?s=ef&pn=TRIONSEL) for the full listing of T20 ordering codes.

Revision History

Table 94: Revision History

