

CYV15G0203TB

Independent Clock Dual HOTLink II™ Serializer

Features

- Second-generation HOTLink[®] technology
- Compliant to SMPTE 292M and SMPTE 259M video standards
- Dual-channel video serializer ❐ 195- to 1500-Mbps serial data signaling rate ❐ Simultaneous operation at different signaling rates
- Supports half-rate and full-rate clocking
- Internal phase-locked loops (PLLs) with no external PLL components
- Redundant differential PECL-compatible serial outputs per channel
	- ❐ No external bias resistors required ❐ Signaling-rate controlled edge-rates
- ❐ Internal source termination
- Synchronous LVTTL parallel interface
- JTAG boundary scan
- Built-In Self-Test (BIST) for at-speed link testing
- Low-power 1.4 W $@3.3$ V typical
- Single 3.3 V supply
- Thermally enhanced BGA
- Pb-free package option available
- \blacksquare 0.25 μ BiCMOS technology

Functional Description

The CYV15G0203TB Independent Clock Dual HOTLink II™ Serializer is a point-to-point or point-to-multipoint communications building block enabling transfer of data over a variety of high-speed serial links including SMPTE 292M and SMPTE 259M video applications. It supports signaling rates in the range of 195 to 1500 Mbps per serial link. The two channels are independent and can simultaneously operate at different rates. Each channel accepts 10-bit parallel characters in an Input Register and converts them to serial data. [Figure 1](#page-0-0) illustrates typical connections between independent video co-processors and corresponding CYV15G0203TB Serializer and CYV15G0204RB Reclocking Deserializer chips.

The CYV15G0203TB satisfies the SMPTE-259M and SMPTE-292M compliance as per SMPTE EG34-1999 Pathological Test Requirements.

As a second-generation HOTLink device, the CYV15G0203TB extends the HOTLink family with enhanced levels of integration and faster data rates, while maintaining serial-link compatibility (data, and BIST) with other HOTLink devices. Each channel of the CYV15G0203TB Dual HOTLink II device accepts scrambled 10-bit transmission characters. These characters are serialized and output from dual Positive ECL (PECL) compatible differential transmission-line drivers at a bit-rate of either 10- or 20-times the input reference clock for that channel.

Each channel contains an independent BIST pattern generator. This BIST hardware allows at-speed testing of the high-speed serial data paths in each transmit section of this device, each receive section of a connected HOTLink II device, and across the interconnecting links.

The CYV15G0203TB is ideal for SMPTE applications where different data rates and serial interface standards are necessary for each channel. Some applications include multi-format routers, switchers, format converters, and cameras.

Figure 1. HOTLink II™ System Connections

Cypress Semiconductor Corporation • 198 Champion Court • San Jose, CA 95134-1709 • 408-943-2600 Document Number: 38-02105 Rev. *G Revised August 18, 2017

CYV15G0203TB Serializer Logic Block Diagram

Serializer Path Block Diagram

JTAG and Device Configuration and Control Block Diagram

 $- - \rightarrow$ = Internal Signal

Contents

Pin Configuration

Top View [[1\]](#page-4-0)

Pin Configuration

Bottom View [\[2\]](#page-5-0)

Pin Definitions

CYV15G0203TB Dual HOTLink II Serializer

Notes 3. When REFCLKx± is configured for half-rate operation, these inputs are sampled relative to both the rising and falling edges of the associated REFCLKx±.

^{4.} When REFCLKx± is configured for half-rate operation, these outputs are presented relative to both the rising and falling edges of the associated REFCLKx±.

Pin Definitions (continued)

CYV15G0203TB Dual HOTLink II Serializer (continued)

Notes

^{5. 3-}Level Select inputs are used for static configuration. These are ternary inputs that make use of logic levels of LOW, MID, and HIGH. The LOW level is usually implemented by direct connection to V_{CC} (power). The MID

^{7.} See [Device Configuration and Control Interface on page 10](#page-9-1) for detailed information on the internal latches.

Pin Definitions (continued)

CYV15G0203TB Dual HOTLink II Serializer (continued)

CYV15G0203TB HOTLink II Operation

The CYV15G0203TB is a highly configurable, independent clocking, dual-channel serializer, designed to support reliable transfer of large quantities of digital video data, using high-speed serial links from multiple sources to multiple destinations. This device supports two 10-bit channels.

CYV15G0203TB Transmit Data Path

Input Register

The parallel input bus TXDx[9:0] can be clocked in using TXCLKX (TXCKSEL $x = 0$) or REFCLKX (TXCKSEL $x = 1$).

Phase-Align Buffer

Data from each Input Register is passed to the associated Phase-Align Buffer, when the TXDx[9:0] input registers are clocked using TXCLKx (TXCKSELx = 0 and TXRATEx = 0). When the TXDx[9:0] input registers are clocked using REFCLKx± (TXCKSELx = 1) and REFCLKx± is a full-rate clock, the associated Phase Alignment Buffer in the transmit path is bypassed. These buffers are used to absorb clock phase differences between the TXCLKx input clock and the internal character clock for that channel.

Once initialized, TXCLKx is allowed to drift in phase as much as ±180 degrees. If the input phase of TXCLKx drifts beyond the handling capacity of the Phase Align Buffer, TXERRx is asserted to indicate the loss of data, and remains asserted until the Phase Align Buffer is initialized. The phase of the TXCLKx relative to its associated internal character rate clock is initialized when the configuration latch PABRSTx is written as 0. When the associated TXERRx is deasserted, the Phase Align Buffer is initialized and input characters are correctly captured.

If the phase offset, between the initialized location of the input clock and REFCLKx, exceeds the skew handling capabilities of the Phase-Align Buffer, an error is reported on that channel's

TXERRx output. This output indicates an error continuously until the Phase-Align Buffer for that channel is reset. While the error remains active, the transmitter for that channel outputs a continuous "1001111000" character (LSB first) to indicate to the remote receiver that an error condition is present in the link.

Transmit BIST

Each channel contains an internal pattern generator that can be used to validate both the link and device operation. These generators are enabled by the associated TXBISTx latch via the device configuration interface. When enabled, a register in the associated channel becomes a signature pattern generator by logically converting to a Linear Feedback Shift Register (LFSR). This LFSR generates a 511-character sequence. This provides a predictable yet pseudo-random sequence that can be matched to an identical LFSR in the attached Receiver(s).

A device reset (RESET sampled LOW) presets the BIST Enable Latches to disable BIST on both channels.

All data present at the associated TXDx[9:0] inputs are ignored when BIST is active on that channel.

Transmit PLL Clock Multiplier

Each Transmit PLL Clock Multiplier accepts a character-rate or half-character-rate external clock at the associated REFCLKx± input, and that clock is multiplied by 10 or 20 (as selected by TXRATEx) to generate a bit-rate clock for use by the transmit shifter. It also provides a character-rate clock used by the transmit paths, and outputs this character rate clock as TXCLKOx.

Each clock multiplier PLL can accept a REFCLKx± input between 19.5 MHz and 150 MHz, however, this clock range is limited by the operating mode of the CYV15G0203TB clock multiplier (TXRATEx) and by the level on the associated SPDSELx input.

SPDSELx are 3-level select $[8]$ $[8]$ inputs that select one of three operating ranges for the serial data outputs and inputs of the associated channel. The serial signaling-rate and allowable range of REFCLKx± frequencies are listed in [Table 1.](#page-9-5)

The REFCLKx± inputs are differential inputs with each input internally biased to 1.4 V. If the REFCLKx+ input is connected to a TTL, LVTTL, or LVCMOS clock source, the input signal is recognized when it passes through the internally biased reference point. When driven by a single-ended TTL, LVTTL, or LVCMOS clock source, connect the clock source to either the true or complement REFCLKx input, and leave the alternate REFCLKx input open (floating).

When both the REFCLKx+ and REFCLKx– inputs are connected, the clock source must be a differential clock. This can either be a differential LVPECL clock that is DC-or AC-coupled or a differential LVTTL or LVCMOS clock.

By connecting the REFCLKx– input to an external voltage source, it is possible to adjust the reference point of the REFCLKx+ input for alternate logic levels. When doing so, it is necessary to ensure that the input differential crossing point remains within the parametric range supported by the input.

Serial Output Drivers

The serial output interface drivers use differential Current Mode Logic (CML) drivers to provide source-matched drivers for 50 Ω transmission lines. These drivers accept data from the Transmit Shifter, which shifts the data out LSB first. These drivers have signal swings equivalent to that of standard PECL drivers, and are capable of driving AC-coupled optical modules or transmission lines.

Transmit Channels Enabled

Each driver can be enabled or disabled separately via the device configuration interface.

When a driver is disabled via the configuration interface, it is internally powered down to reduce device power. If both serial drivers for a channel are in this disabled state, the associated internal logic for that channel is also powered down. A device reset (RESET sampled LOW) disables all output drivers.

Note. When a disabled channel (i.e., both outputs disabled) is re-enabled:

- data on the serial outputs may not meet all timing specifications for up to $250 \mu s$
- the state of the phase-align buffer cannot be guaranteed, and a phase-align reset is required if the phase-align buffer is used

Device Configuration and Control Interface

The CYV15G0203TB is highly configurable via the configuration interface. The configuration interface allows each channel to be configured independently. [Table 2 on page 11](#page-10-4) lists the configuration latches within the device including the initialization value of the latches upon the assertion of RESET. [Table 3 on](#page-11-0) [page 12](#page-11-0) shows how the latches are mapped in the device. Each row in [Table 3 on page 12](#page-11-0) maps to a 4-bit latch bank. There are 6 such write-only latch banks. When WREN = 0, the logic value in the DATA[3:0] is latched to the latch bank specified by the values in ADDR[2:0]. The second column of [Table 3 on page 12](#page-11-0) specifies the channels associated with the corresponding latch bank. For example, the first three latch banks (0, 1 and 2) consist of configuration bits for channel A.

Latch Types

There are two types of latch banks: static (S) and dynamic (D). Each channel is configured by 2 static and 1 dynamic latch banks. The S type contain those settings that normally do not change for a given application, whereas the D type controls the settings that could change during the application's lifetime. The first and second rows of each channel (address numbers 0, 1, 5, and 6) are the static control latches. The third row of latches for each channel (address numbers 2 and 7) are the dynamic control latches. Address numbers 3 and 4 are internal test registers.

Static Latch Values

There are some latches in the table that have a static value (i.e. 1, 0, or X). The latches that have a '1' or '0' must be configured with their corresponding value each time that their associated latch bank is configured. The latches that have an 'X' are don't cares and can be configured with any value.

Note

^{8. 3-}Level Select inputs are used for static configuration. These are ternary inputs that make use of logic levels of LOW, MID, and HIGH. The LOW level is usually implemented by direct connection to V_{SS} (ground). The HIGH level is usually implemented by direct connection to V_{CC} (power). The MID level is usually implemented
by not connecting the input (left floating), which allow

Table 2. Device Configuration and Control Latch Descriptions

Device Configuration Strategy

The following is a series of ordered events needed to load the configuration latches on a per channel basis:

- 1. Pulse RESET Low after device power-up. This operation resets both channels. Initialize the JTAG state machine to its reset state as detailed in the [JTAG Support](#page-10-1) section.
- 2. Set the static latch banks for the target channel.
- 3. Set the dynamic bank of latches for the target channel. Enable the output drivers. [Required step.]
- 4. Reset the Phase Alignment Buffer for the target channel. [Optional if phase align buffer is bypassed.]

JTAG Support

The CYV15G0203TB contains a JTAG port to allow system level diagnosis of device interconnect. Of the available JTAG modes, boundary scan, and bypass are supported. This capability is present only on the LVTTL inputs and outputs and the REFCLKx± clock input. The high-speed serial inputs and outputs are not part of the JTAG test chain. To ensure valid device operation after power-up (including non-JTAG operation), the JTAG state machine should also be initialized to a reset state. This should be done in addition to the device reset (using RESET). The JTAG state machine can be initialized using TRST (asserting it LOW and de-asserting it or leaving it asserted), or by asserting TMS HIGH for at least 5 consecutive TCLK cycles. This is necessary in order to ensure that the JTAG controller does not enter any of the test modes after device power-up. In this JTAG reset state, the rest of the device will be in normal operation.

Note. The order of device reset (using RESET) and JTAG initialization does not matter.

3-Level Select Inputs

Each 3-Level select inputs reports as two bits in the scan register. These bits report the LOW, MID, and HIGH state of the associated input as 00, 10, and 11 respectively

JTAG ID

The JTAG device ID for the CYV15G0203TB is '0C810069'x.

Table 3. Device Control Latch Configuration Table

Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Power-up Requirements

The CYV15G0203TB requires one power-supply. The Voltage on any input or I/O pin cannot exceed the power pin during power-up.

Operating Range

CYV15G0203TB DC Electrical Characteristics

Parameter	Description	Test Conditions	Min	Typ	Max	Unit
LVTTL-compatible Outputs						
V_{OH}	Output HIGH Voltage	$I_{OH} = -4$ mA, $V_{CC} =$ Min	2.4	$\overline{}$	\equiv	\vee
V_{OLT}	Output LOW Voltage	I_{OL} = 4 mA, V_{CC} = Min	$\qquad \qquad -$	$\qquad \qquad -$	0.4	\vee
I_{OST}	Output Short Circuit Current	$V_{\text{OUT}} = 0 \text{ V}^{[9]}, V_{\text{CC}} = 3.3 \text{ V}$	-20	$\qquad \qquad -$	-100	mA
I_{OZL}	High Z Output Leakage Current	$V_{OUT} = 0 V, V_{CC}$	-20	$\overline{}$	20	μA
LVTTL-compatible Inputs						
V_{IHT}	Input HIGH Voltage		2.0		V_{CC} + 0.3	\vee
V_{ILT}	Input LOW Voltage		-0.5	$\overline{}$	0.8	V
I_{HTT}	Input HIGH Current	REFCLKx Input, $V_{IN} = V_{CC}$	-	$\overline{}$	1.5	mA
		Other Inputs, $V_{IN} = V_{CC}$	$\overline{}$		$+40$	μA
I_{ILT}	Input LOW Current	REFCLKx Input, $V_{IN} = 0.0 V$	$\overline{}$	$-$	-1.5	mA
		Other Inputs, $V_{IN} = 0.0 V$	$\qquad \qquad -$		-40	μA
I _{IHPDT}	Input HIGH Current with internal pull-down	$V_{IN} = V_{CC}$			$+200$	μA
ILLPUT	Input LOW Current with internal pull-up	$V_{IN} = 0.0 V$	-	$\qquad \qquad -$	-200	μA
LVDIFF Inputs: REFCLKx±						
$V_{\text{DIFF}}^{[10]}$	Input Differential Voltage		400	$\qquad \qquad -$	V_{CC}	mV
V _{IHHP}	Highest Input HIGH Voltage		1.2		$V_{\rm CC}$	V
V_{ILLP}	Lowest Input LOW voltage		0.0	$\overline{}$	$V_{\rm CC}/2$	\vee
V_{COMREF} ^[11]	Common Mode Range		1.0	$\overline{}$	$V_{\rm CC}$ – 1.2	\vee
3-Level Inputs						
V _{HH}	Three-Level Input HIGH Voltage	Min. \leq V _{CC} \leq Max.	$0.87 \times V_{CC}$	$\overline{}$	$V_{\rm CC}$	V
V_{IMM}	Three-Level Input MID Voltage	Min. \leq $V_{CC} \leq$ Max.	$0.47 \times V_{CC}$		$0.53 \times V_{CC}$	$\overline{\vee}$
V_{ILL}	Three-Level Input LOW Voltage	Min. \leq V _{CC} \leq Max.	0.0	$\overline{}$	$0.13 \times V_{CC}$	\vee
I _{IHH}	Input HIGH Current	$V_{IN} = V_{CC}$		$\qquad \qquad -$	200	μA
I _{IMM}	Input MID current	$V_{IN} = V_{CC}/2$	-50		50	μA
$I_{\scriptstyle\rm ILL}$	Input LOW current	V_{IN} = GND	$\overline{}$	$\overline{}$	-200	μA

Notes

9. Tested one output at a time, output shorted for less than one second, less than 10% duty cycle.

10. This is the minimum difference in voltage between the true and complement inputs required to ensure detection of a logic-1 or logic-0. A logic-1 exists when the
true (+) input is more positive than the complement (–) i

CYV15G0203TB DC Electrical Characteristics (continued)

Notes

^{12.} Maximum I_{CC} is measured with V_{CC} = MAX, T_A = 25 °C, with both channels and Serial Line Drivers enabled, sending a continuous alternating 01 pattern, and outputs unloaded.

^{13.} Typical I_{CC} is measured under similar conditions except with V_{CC} = 3.3 V, T_A = 25 °C, with both channels enabled and one Serial Line Driver per channel sending a continuous alternating 01 pattern. The redundant

AC Test Loads and Waveforms

Figure 2. AC Test Loads and Waveforms

Notes

14. Cypress uses constant current (ATE) load configurations and forcing functions. This figure is for reference only.

15. The LVTTL switching threshold is 1.4 V. All timing references are made relative to where the signal edges cross the threshold voltage.

CYV15G0203TB AC Electrical Characteristics

Notes

16. Tested initially and after any design or process changes that may affect these parameters, but not 100% tested.

17. The ratio of rise time to falling time must not vary by greater than 2:1.
18. For a given operating frequency, neither rise or fall specification can be greater than 20% of the clock-cycle period or the data sheet maxi

CYV15G0203TB AC Electrical Characteristics (continued)

Notes
_21. Tested initially and after any design or process changes that may affect these parameters, but not 100% tested.
_22. While sending BIST data at the corresponding data rate, after 10,000 histogram hits on a dig

Capacitance

CYV15G0203TB HOTLink II Transmitter Switching Waveforms

Notes

24. When REFCLKx± is configured for half-rate operation (TXRATEx = 1) and data is captured using REFCLKx instead of a TXCLKx clock. Data is captured using both the rising and falling edges of REFCLKx.

^{23.} Tested initially and after any design or process changes that may affect these parameters, but not 100% tested.

CYV15G0203TB HOTLink II Transmitter Switching Waveforms (continued)

CYV15G0203TB HOTLink II Bus Configuration Switching Waveforms

Bus Configuration

Write Timing

Notes

25. The TXCLKOx output remains at the character rate regardless of the state of TXRATEx and does not follow the duty cycle of REFCLKx±.
26. The rising edge of TXCLKOx output has no direct phase relationship to the REFCLKx±

Package Coordinate Signal Allocation

Package Coordinate Signal Allocation (continued)

Ordering Information

Ordering Code Definitions

Package Diagram

Figure 3. 256-ball L2BGA (27 × 27 × 1.57 mm) BL256/BJ256, 51-85123

NOTE:
PACKAGE WEIGHT : REFER TO PMDD SPEC.

Acronyms Document Conventions

Units of Measure

Document History Page

Document Title: CYV15G0203TB, Independent Clock Dual HOTLink II™ Serializer

Document Number: 38-02105

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](http://www.cypress.com/go/locations).

[Products](http://www.cypress.com/go/products)

[PSoC](http://www.cypress.com/psoc)® [Solutions](http://www.cypress.com/psoc)

[PSoC 1](http://www.cypress.com/products/psoc-1) | [PSoC 3](http://www.cypress.com/products/psoc-3) | [PSoC 4](http://www.cypress.com/products/psoc-4) [| PSoC 5LP |](http://www.cypress.com/products/32-bit-arm-cortex-m3-psoc-5lp) [PSoC 6](http://www.cypress.com/psoc6)

[Cypress Developer Community](http://www.cypress.com/cdc)

[Forums](http://www.cypress.com/forum) | [WICED IOT Forums](https://community.cypress.com/welcome) | [Projects](http://www.cypress.com/projects) | [Video](http://www.cypress.com/video-library) | [Blogs](http://www.cypress.com/blog) | [Training](http://www.cypress.com/training) | [Components](http://www.cypress.com/cdc/community-components)

[Technical Support](http://www.cypress.com/support)

[cypress.com/support](http://www.cypress.com/support)

© Cypress Semiconductor Corporation, 2004-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other here its patents, co modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users
(either directly or provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE
OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRAN permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is
the responsibility of th are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the
device or system could cause expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim,
damage, or other liab

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in
the United States and other countries