



**Please note that Cypress is an Infineon Technologies Company.**

The document following this cover page is marked as “Cypress” document as this is the company that originally developed the product. Please note that Infineon will continue to offer the product to new and existing customers as part of the Infineon product portfolio.

**Continuity of document content**

The fact that Infineon offers the following product as part of the Infineon product portfolio does not lead to any changes to this document. Future revisions will occur when appropriate, and any changes will be set out on the document history page.

**Continuity of ordering part numbers**

Infineon continues to support existing part numbers. Please continue to use the ordering part numbers listed in the datasheet for ordering.

## General Description

PSoC® 3 is a true programmable embedded system-on-chip, integrating configurable analog and digital peripherals, memory, and a microcontroller on a single chip. The PSoC 3 architecture boosts performance through:

- 8051 core plus DMA controller at up to 50 MHz
- Ultra low power with industry's widest voltage range
- Programmable digital and analog peripherals enable custom functions
- Flexible routing of any analog or digital peripheral function to any pin

PSoC devices employ a highly configurable system-on-chip architecture for embedded control design. They integrate configurable analog and digital circuits, controlled by an on-chip microcontroller. A single PSoC device can integrate as many as 100 digital and analog peripheral functions, reducing design time, board space, power consumption, and system cost while improving system quality.

## Features

- Operating characteristics
  - Voltage range: 1.71 to 5.5 V, up to six power domains
  - Temperature range (ambient) –40 to 85 °C<sup>[1]</sup>
  - DC to 50-MHz operation
  - Power modes
    - Active mode 1.2 mA at 6 MHz, and 12 mA at 48 MHz
    - 1-µA sleep mode
    - 200-nA hibernate mode with RAM retention
  - Boost regulator from 0.5-V input up to 5-V output
- Performance
  - 8-bit 8051 CPU, 32 interrupt inputs
  - 24-channel direct memory access (DMA) controller
- Memories
  - Up to 64 KB program flash, with cache and security features
  - Up to 8 KB additional flash for error correcting code (ECC)
  - Up to 8 KB RAM
  - Up to 2 KB EEPROM
- Digital peripherals
  - Four 16-bit timer, counter, and PWM (TCPWM) blocks
  - I<sup>2</sup>C, 1 Mbps bus speed
  - USB 2.0 certified Full-Speed (FS) 12 Mbps peripheral interface (TID#40770053) using internal oscillator<sup>[2]</sup>
  - 16 to 24 universal digital blocks (UDB), programmable to create any number of functions:
    - 8-, 16-, 24-, and 32-bit timers, counters, and PWMs
    - I<sup>2</sup>C, UART, SPI, I2S, LIN 2.0 interfaces
    - Cyclic redundancy check (CRC)
    - Pseudo random sequence (PRS) generators
    - Quadrature decoders
    - Gate-level logic functions
- Programmable clocking
  - 3- to 24-MHz internal oscillator, 2% accuracy at 3 MHz
  - 4- to 25-MHz external crystal oscillator
  - Internal PLL clock generation up to 50 MHz
  - Low-power internal oscillator at 1, 33, and 100 kHz
  - 32.768-kHz external watch crystal oscillator
  - 12 clock dividers routable to any peripheral or I/O
- Analog peripherals
  - Configurable 8- to 12-bit delta-sigma ADC
  - 8-bit DAC
  - Two comparators
  - CapSense® support, up to 62 sensors
  - 1.024 V ±1% internal voltage reference
- Versatile I/O system
  - 29 to 72 I/O pins – up to 62 general-purpose I/Os (GPIOs)
  - Up to eight performance I/O (SIO) pins
    - 25 mA current sink
    - Programmable input threshold and output high voltages
    - Can act as a general-purpose comparator
    - Hot swap capability and overvoltage tolerance
  - Up to two USBIO pins that can be used as GPIOs
  - Route any digital or analog peripheral to any GPIO
  - LCD direct drive from any GPIO, up to 46 × 16 segments
  - CapSense support from any GPIO
  - 1.2-V to 5.5-V interface voltages, up to four power domains
- Programming and debug
  - JTAG (4-wire), serial wire debug (SWD) (2-wire), and single wire viewer (SWV) interfaces
  - Bootloader programming through I<sup>2</sup>C, SPI, UART, USB, and other interfaces
- Package options: 48-pin SSOP, 48-pin QFN, 68-pin QFN, 100-pin TQFP, and 72-pin WLCSP
- Development support with free PSoC Creator™ tool
  - Schematic and firmware design support
  - Over 100 PSoC Components™ integrate multiple ICs and system interfaces into one PSoC. Components are free embedded ICs represented by icons. Drag and drop component icons to design systems in PSoC Creator.
  - Includes free Keil 8051 compiler
  - Supports device programming and debugging

### Notes

1. The maximum storage temperature is 150 °C in compliance with JEDEC Standard JESD22-A103, High Temperature Storage Life.
2. This feature on select devices only. See [Ordering Information](#) on page 111 for details.

## More Information

Cypress provides a wealth of data at [www.cypress.com](http://www.cypress.com) to help you to select the right PSoC device for your design, and to help you to quickly and effectively integrate the device into your design. For a comprehensive list of resources, see the knowledge base article [KBA86521, How to Design with PSoC 3, PSoC 4, and PSoC 5LP](#). Following is an abbreviated list for PSoC 3:


- Overview: [PSoC Portfolio](#), [PSoC Roadmap](#)
- Product Selectors: [PSoC 1](#), [PSoC 3](#), [PSoC 4](#), [PSoC 5LP](#)  
In addition, PSoC Creator includes a device selection tool.
- Application notes: Cypress offers a large number of PSoC application notes and [code examples](#) covering a broad range of topics, from basic to advanced level. Recommended application notes for getting started with PSoC 3 are:
  - [AN54181: Getting Started With PSoC 3](#)
  - [AN61290: Hardware Design Considerations](#)
  - [AN57821: Mixed Signal Circuit Board Layout](#)
  - [AN58304: Pin Selection for Analog Designs](#)
  - [AN81623: Digital Design Best Practices](#)
  - [AN73854: Introduction To Bootloaders](#)
- Development Kits:
  - [CY8CKIT-030](#) is designed for analog performance, for developing high-precision analog, low-power, and low-voltage applications.
  - [CY8CKIT-001](#) provides a common development platform for any one of the PSoC 1, PSoC 3, PSoC 4, or PSoC 5LP families of devices.
  - The [MiniProg3](#) device provides an interface for flash programming and debug.
- Technical Reference Manuals (TRM)
  - [Architecture TRM](#)
  - [Registers TRM](#)
  - [Programming Specification](#)

## PSoC Creator

[PSoC Creator](#) is a free Windows-based Integrated Design Environment (IDE). It enables concurrent hardware and firmware design of PSoC 3, PSoC 4, and PSoC 5LP based systems. Create designs using classic, familiar schematic capture supported by over 100 pre-verified, production-ready PSoC Components; see the [list of component datasheets](#). With PSoC Creator, you can:

1. Drag and drop component icons to build your hardware system design in the main design workspace
2. Codesign your application firmware with the PSoC hardware, using the PSoC Creator IDE C compiler
3. Configure components using the configuration tools
4. Explore the library of 100+ components
5. Review component datasheets

**Figure 1. Multiple-Sensor Example Project in PSoC Creator**



## Contents

<b>1. Architectural Overview</b> .....	<b>4</b>	<b>9. Programming, Debug Interfaces, Resources</b> .....	<b>62</b>
<b>2. Pinouts</b> .....	<b>6</b>	9.1 JTAG Interface .....	62
<b>3. Pin Descriptions</b> .....	<b>12</b>	9.2 Serial Wire Debug Interface .....	64
<b>4. CPU</b> .....	<b>13</b>	9.3 Debug Features .....	65
4.1 8051 CPU .....	13	9.4 Trace Features .....	65
4.2 Addressing Modes .....	13	9.5 Single Wire Viewer Interface .....	65
4.3 Instruction Set .....	14	9.6 Programming Features .....	65
4.4 DMA and PHUB .....	18	9.7 Device Security .....	65
4.5 Interrupt Controller .....	20	9.8 CSP Package Bootloader .....	66
<b>5. Memory</b> .....	<b>24</b>	<b>10. Development Support</b> .....	<b>66</b>
5.1 Static RAM .....	24	10.1 Documentation .....	66
5.2 Flash Program Memory .....	24	10.2 Online .....	66
5.3 Flash Security .....	24	10.3 Tools .....	66
5.4 EEPROM .....	24	<b>11. Electrical Specifications</b> .....	<b>67</b>
5.5 Nonvolatile Latches (NVLs) .....	25	11.1 Absolute Maximum Ratings .....	67
5.6 External Memory Interface .....	26	11.2 Device Level Specifications .....	68
5.7 Memory Map .....	26	11.3 Power Regulators .....	72
<b>6. System Integration</b> .....	<b>28</b>	11.4 Inputs and Outputs .....	76
6.1 Clocking System .....	28	11.5 Analog Peripherals .....	84
6.2 Power System .....	31	11.6 Digital Peripherals .....	96
6.3 Reset .....	36	11.7 Memory .....	99
6.4 I/O System and Routing .....	37	11.8 PSoC System Resources .....	105
<b>7. Digital Subsystem</b> .....	<b>45</b>	11.9 Clocking .....	107
7.1 Example Peripherals .....	45	<b>12. Ordering Information</b> .....	<b>111</b>
7.2 Universal Digital Block .....	47	12.1 Part Numbering Conventions .....	112
7.3 UDB Array Description .....	50	<b>13. Packaging</b> .....	<b>113</b>
7.4 DSI Routing Interface Description .....	50	<b>14. Acronyms</b> .....	<b>117</b>
7.5 USB .....	52	<b>15. Reference Documents</b> .....	<b>118</b>
7.6 Timers, Counters, and PWMs .....	52	<b>16. Document Conventions</b> .....	<b>119</b>
7.7 I <sup>2</sup> C .....	53	16.1 Units of Measure .....	119
<b>8. Analog Subsystem</b> .....	<b>55</b>	<b>17. Revision History</b> .....	<b>120</b>
8.1 Analog Routing .....	56	<b>18. Sales, Solutions, and Legal Information</b> .....	<b>128</b>
8.2 Delta-sigma ADC .....	58	Worldwide Sales and Design Support .....	128
8.3 Comparators .....	59	Products .....	128
8.4 LCD Direct Drive .....	60	PSoC® Solutions .....	128
8.5 CapSense .....	61	Cypress Developer Community .....	128
8.6 Temp Sensor .....	61	Technical Support .....	128
8.7 DAC .....	61		

## 1. Architectural Overview

Introducing the CY8C32 family of ultra low-power, flash Programmable System-on-Chip (PSoC<sup>®</sup>) devices, part of a scalable 8-bit PSoC 3 and 32-bit PSoC 5 platform. The CY8C32 family provides configurable blocks of analog, digital, and interconnect circuitry around a CPU subsystem. The combination of a CPU with a flexible analog subsystem, digital subsystem, routing, and I/O enables a high level of integration in a wide variety of consumer, industrial, and medical applications.

**Figure 1-1. Simplified Block Diagram**




Figure 1-1 illustrates the major components of the CY8C32 family. They are:

- 8051 CPU subsystem
- Nonvolatile subsystem
- Programming, debug, and test subsystem
- Inputs and outputs
- Clocking
- Power
- Digital subsystem
- Analog subsystem

PSoC's digital subsystem provides half of its unique configurability. It connects a digital signal from any peripheral to any pin through the Digital System Interconnect (DSI). It also provides functional flexibility through an array of small, fast, low-power UDBs. PSoC Creator provides a library of prebuilt and tested standard digital peripherals (UART, SPI, LIN, PRS, CRC, timer, counter, PWM, AND, OR, and so on) that are mapped to the UDB array. You can also easily create a digital circuit using boolean primitives by means of graphical design entry. Each UDB contains programmable array logic (PAL)/programmable logic device (PLD) functionality, together with a small state machine engine to support a wide variety of peripherals.

In addition to the flexibility of the UDB array, PSoC also provides configurable digital blocks targeted at specific functions. For the CY8C32 family these blocks can include four 16-bit timers, counters, and PWM blocks; I<sup>2</sup>C slave, master, and multimaster; and FS USB.

For more details on the peripherals see the “[Example Peripherals](#)” section on page 45 of this datasheet. For information on UDBs, DSI, and other digital blocks, see the “[Digital Subsystem](#)” section on page 45 of this datasheet.

PSoC’s analog subsystem is the second half of its unique configurability. All analog performance is based on a highly accurate absolute voltage reference with less than 1-percent error over temperature and voltage. The configurable analog subsystem includes:

- Analog muxes
- Comparators
- Voltage references
- ADC
- DAC

All GPIO pins can route analog signals into and out of the device using the internal analog bus. This allows the device to interface up to 62 discrete analog signals. The heart of the analog subsystem is a fast, accurate, configurable delta-sigma ADC with these features:

- Less than 100  $\mu$ V offset
- A gain error of 0.2 percent
- INL less than  $\pm 1$  LSB
- DNL less than  $\pm 1$  LSB
- SINAD better than 66 dB

This converter addresses a wide variety of precision analog applications, including some of the most demanding sensors.

A high-speed voltage or current DAC supports 8-bit output signals at an update rate of 8 Msps in current DAC (IDAC) and 1 Msps in voltage DAC (VDAC). It can be routed out of any GPIO pin. You can create higher resolution voltage PWM DAC outputs using the UDB array. This can be used to create a pulse width modulated (PWM) DAC of up to 10 bits, at up to 48 kHz. The digital DACs in each UDB support PWM, PRS, or delta-sigma algorithms with programmable widths.

In addition to the ADC and DAC, the analog subsystem provides multiple comparators.

See the “[Analog Subsystem](#)” section on page 55 of this datasheet for more details.

PSoC’s 8051 CPU subsystem is built around a single cycle pipelined 8051 8-bit processor running at up to 50 MHz. The CPU subsystem includes a programmable nested vector interrupt controller, DMA controller, and RAM. PSoC’s nested vector interrupt controller provides low latency by allowing the CPU to vector directly to the first address of the interrupt service routine, bypassing the jump instruction required by other architectures. The DMA controller enables peripherals to

exchange data without CPU involvement. This allows the CPU to run slower (saving power) or use those CPU cycles to improve the performance of firmware algorithms. The single cycle 8051 CPU runs ten times faster than a standard 8051 processor. The processor speed itself is configurable, allowing you to tune active power consumption for specific applications.

PSoC’s nonvolatile subsystem consists of flash, byte-writable EEPROM, and nonvolatile configuration options. It provides up to 64 KB of on-chip flash. The CPU can reprogram individual blocks of flash, enabling bootloaders. You can enable an ECC for high reliability applications. A powerful and flexible protection model secures the user’s sensitive information, allowing selective memory block locking for read and write protection. Up to 2 KB of byte-writable EEPROM is available on-chip to store application data. Additionally, selected configuration options such as boot speed and pin drive mode are stored in nonvolatile memory. This allows settings to activate immediately after POR.

The three types of PSoC I/O are extremely flexible. All I/Os have many drive modes that are set at POR. PSoC also provides up to four I/O voltage domains through the VDDIO pins. Every GPIO has analog I/O, LCD drive<sup>[3]</sup>, CapSense<sup>[4]</sup>, flexible interrupt generation, slew rate control, and digital I/O capability. The SIOs on PSoC allow Voh to be set independently of VDDIO when used as outputs. When SIOs are in input mode they are high impedance. This is true even when the device is not powered or when the pin voltage goes above the supply voltage. This makes the SIO ideally suited for use on an I<sup>2</sup>C bus where the PSoC may not be powered when other devices on the bus are. The SIO pins also have high current sink capability for applications such as LED drives. The programmable input threshold feature of the SIO can be used to make the SIO function as a general purpose analog comparator. For devices with FS USB the USB physical interface is also provided (USBIO). When not using USB these pins may also be used for limited digital functionality and device programming. All of the features of the PSoC I/Os are covered in detail in the “[I/O System and Routing](#)” section on page 37 of this datasheet.

The PSoC device incorporates flexible internal clock generators, designed for high stability and factory trimmed for high accuracy. The Internal Main Oscillator (IMO) is the clock base for the system, and has 2-percent accuracy at 3 MHz. The IMO can be configured to run from 3 MHz up to 24 MHz. Multiple clock derivatives can be generated from the main clock frequency to meet application needs. The device provides a PLL to generate clock frequencies up to 50 MHz from the IMO, external crystal, or external reference clock. It also contains a separate, very low-power Internal Low-Speed Oscillator (ILO) for the sleep and watchdog timers. A 32.768-kHz external watch crystal is also supported for use in RTC applications. The clocks, together with programmable clock dividers, provide the flexibility to integrate most timing requirements.

The CY8C32 family supports a wide supply operating range from 1.71 V to 5.5 V. This allows operation from regulated supplies such as 1.8  $\pm$  5 percent, 2.5 V  $\pm$  10 percent, 3.3 V  $\pm$  10 percent, or 5.0 V  $\pm$  10 percent, or directly from a wide range of battery types. In addition, it provides an integrated high efficiency synchronous boost converter that can power the device from supply voltages as low as 0.5 V.

#### Notes

3. This feature on select devices only. See [Ordering Information](#) on page 111 for details.
4. GPIOs with opamp outputs are not recommended for use with CapSense.

This enables the device to be powered directly from a single battery or solar cell. In addition, you can use the boost converter to generate other voltages required by the device, such as a 3.3-V supply for LCD glass drive. The boost's output is available on the  $V_{BOOST}$  pin, allowing other devices in the application to be powered from the PSoC.

PSoC supports a wide range of low-power modes. These include a 200-nA hibernate mode with RAM retention and a 1- $\mu$ A sleep mode with RTC. In the second mode the optional 32.768-kHz watch crystal runs continuously and maintains an accurate RTC.

Power to all major functional blocks, including the programmable digital and analog peripherals, can be controlled independently by firmware. This allows low-power background processing when some peripherals are not in use. This, in turn, provides a total device current of only 1.2 mA when the CPU is running at 6 MHz, or 0.8 mA running at 3 MHz.

The details of the PSoC power modes are covered in the “Power System” section on page 31 of this datasheet.


PSoC uses JTAG (4-wire) or SWD (2-wire) interfaces for programming, debug, and test. The 1-wire SWV may also be used for “printf” style debugging. By combining SWD and SWV, you can implement a full debugging interface with just three pins. Using these standard interfaces enables you to debug or program the PSoC with a variety of hardware solutions from Cypress or third party vendors. PSoC supports on-chip break points and 4-KB instruction and data race memory for debug. Details of the programming, test, and debugging interfaces are discussed in the “Programming, Debug Interfaces, Resources” section on page 62 of this datasheet.

## 2. Pinouts

Each VDDIO pin powers a specific set of I/O pins. (The USBIOs are powered from VDDD.) Using the VDDIO pins, a single PSoC can support multiple voltage levels, reducing the need for off-chip level shifters. The black lines drawn on the pinout diagrams in Figure 2-3 through Figure 2-6, as well as Table 2-1, show the pins that are powered by each VDDIO.


Each VDDIO may source up to 100 mA total to its associated I/O pins, as shown in Figure 2-1.

**Figure 2-1. VDDIO Current Limit**




Conversely, for the 100-pin and 68-pin devices, the set of I/O pins associated with any VDDIO may sink up to 100 mA total, as shown in Figure 2-2.

**Figure 2-2. I/O Pins Current Limit**




For the 48-pin devices, the set of I/O pins associated with VDDIO0 plus VDDIO2 may sink up to 100 mA total. The set of I/O pins associated with VDDIO1 plus VDDIO3 may sink up to a total of 100 mA.

**Figure 2-3. 48-pin SSOP Part Pinout**



**Figure 2-4. 48-pin QFN Part Pinout<sup>[6]</sup>**




**Notes**

- 5. Pins are Do Not Use (DNU) on devices without USB. The pin must be left floating.
- 6. The center pad on the QFN package should be connected to digital ground (VSSD) for best mechanical, thermal, and electrical performance. If not connected to ground, it should be electrically floated and not connected to any other signal. For more information, see [AN72845](#), Design Guidelines for QFN Devices.



Figure 2-5. 68-pin QFN Part Pinout<sup>[7]</sup>



**Notes**

- The center pad on the QFN package should be connected to digital ground (VSSD) for best mechanical, thermal, and electrical performance. If not connected to ground, it should be electrically floated and not connected to any other signal. For more information, see [AN72845](#), Design Guidelines for QFN Devices.
- Pins are Do Not Use (DNU) on devices without USB. The pin must be left floating.

Figure 2-6. 100-pin TQFP Part Pinout




Table 2-1. VDDIO and Port Pin Associations

VDDIO	Port Pins
VDDIO0	P0[7:0], P4[7:0], P12[3:2]
VDDIO1	P1[7:0], P5[7:0], P12[7:6]
VDDIO2	P2[7:0], P6[7:0], P12[5:4], P15[5:4]
VDDIO3	P3[7:0], P12[1:0], P15[3:0]
VDDD	P15[7:6] (USB D+, D-)

**Note**  
9. Pins are Do Not Use (DNU) on devices without USB. The pin must be left floating.

Table 2-2 shows the pinout for the 72-pin CSP package. Since there are four  $V_{DDIO}$  pins, the set of I/O pins associated with any  $V_{DDIO}$  may sink up to 100 mA total, same as for the 100-pin and 68-pin devices.

**Table 2-2. CSP Pinout**

Ball	Name	Ball	Name	Ball	Name
G6	P2[5]	F1	VDDD	A5	VDDA
E5	P2[6]	E1	VSSD	A6	VSSD
F5	P2[7]	E2	VCCD	B6	P12[2]
J7	P12[4]	C1	P15[0]	C6	P12[3]
H6	P12[5]	C2	P15[1]	A7	P0[0]
J6	VSSB	D2	P3[0]	B7	P0[1]
J5	Ind	D3	P3[1]	B5	P0[2]
H5	VBOOST	D4	P3[2]	C5	P0[3]
J4	VBAT	D5	P3[3]	A8	VIO0
H4	VSSD	B4	P3[4]	D6	P0[4]
J3	XRES_N	B3	P3[5]	D7	P0[5]
H3	P1[0]	A1	VIO3	C7	P0[6]
G3	P1[1]	B2	P3[6]	C8	P0[7]
H2	P1[2]	A2	P3[7]	E8	VCCD
J2	P1[3]	C3	P12[0]	F8	VSSD
G4	P1[4]	C4	P12[1]	G8	VDDD
G5	P1[5]	E3	P15[2]	E7	P15[4]
J1	VIO1	E4	P15[3]	F7	P15[5]
F4	P1[6]	B1 <sup>[10]</sup>	NC	G7	P2[0]
F3	P1[7]	B8 <sup>[10]</sup>	NC	H7	P2[1]
H1	P12[6]	D1 <sup>[10]</sup>	NC	H8	P2[2]
G1	P12[7]	D8 <sup>[10]</sup>	NC	F6	P2[3]
G2	P15[6]	A3	VCCA	E6	P2[4]
F2	P15[7]	A4	VSSA	J8	VIO2

Figure 2-7 and Figure 2-8 show an example schematic and an example PCB layout, for the 100-pin TQFP part, for optimal analog performance on a two layer board.


- The two pins labeled VDDD must be connected together.
- The two pins labeled VCCD must be connected together, with capacitance added, as shown in Figure 2-7 and Power System on page 31. The trace between the two VCCD pins should be as short as possible.
- The two pins labeled VSSD must be connected together.

For information on circuit board layout issues for mixed signals, refer to the application note [AN57821 - Mixed Signal Circuit Board Layout Considerations for PSoC® 3 and PSoC 5](#).

**Note**

<sup>10</sup>. These pins are Do Not Use (DNU); they must be left floating.


Figure 2-7. Example Schematic for 100-pin TQFP Part with Power Connections



**Note** The two VCCD pins must be connected together with as short a trace as possible. A trace under the device is recommended, as shown in Figure 2-8 on page 12.

For more information on pad layout, refer to <http://www.cypress.com/cad-resources/psoc-3-cad-libraries>.

Figure 2-8. Example PCB Layout for 100-pin TQFP Part for Optimal Analog Performance



### 3. Pin Descriptions

#### IDAC0

Low resistance output pin for high current DAC (IDAC).

#### Extref0, Extref1

External reference input to the analog system.

#### GPIO

General purpose I/O pin provides interfaces to the CPU, digital peripherals, analog peripherals, interrupts, LCD segment drive, and CapSense.

#### I2C0: SCL, I2C1: SCL

I<sup>2</sup>C SCL line providing wake from sleep on an address match. Any I/O pin can be used for I<sup>2</sup>C SCL if wake from sleep is not required.

#### I2C0: SDA, I2C1: SDA

I<sup>2</sup>C SDA line providing wake from sleep on an address match. Any I/O pin can be used for I<sup>2</sup>C SDA if wake from sleep is not required.

#### Ind

Inductor connection to boost pump.

#### kHz XTAL: Xo, kHz XTAL: Xi

32.768-kHz crystal oscillator pin.

#### MHz XTAL: Xo, MHz XTAL: Xi

4- to 25- MHz crystal oscillator pin.

#### nTRST

Optional JTAG test reset programming and debug port connection to reset the JTAG connection.

#### SIO

Special I/O provides interfaces to the CPU, digital peripherals and interrupts with a programmable high threshold voltage, analog comparator, high sink current, and high impedance state when the device is unpowered.

#### SWDCK

Serial wire debug clock programming and debug port connection.

#### SWDIO

Serial wire debug input and output programming and debug port connection.

#### SWV.

Single wire viewer debug output.

#### TCK

JTAG test clock programming and debug port connection.

#### TDI

JTAG test data in programming and debug port connection.

#### TDO

JTAG test data out programming and debug port connection.

#### TMS

JTAG test mode select programming and debug port connection.

#### USBIO, D+

Provides D+ connection directly to a USB 2.0 bus. May be used as a digital I/O pin. Pins are Do Not Use (DNU) on devices without USB.

#### USBIO, D-

Provides D- connection directly to a USB 2.0 bus. May be used as a digital I/O pin. Pins are No Connect (NC) on devices without USB.

#### VBOOST

Power sense connection to boost pump.

#### VBAT

Battery supply to boost pump.

#### VCCA.

**Output of the analog core regulator or the input to the analog core.** Requires a 1uF capacitor to VSSA. The regulator output is not designed to drive external circuits. **Note that if you use the device with an external core regulator (externally regulated mode), the voltage applied to this pin must not exceed the allowable range of 1.71 V to 1.89 V.** When using the internal core regulator, (internally regulated mode, the default), do not tie any power to this pin. For details see [Power System](#) on page 31.

#### VCCD.

**Output of the digital core regulator or the input to the digital core.** The two VCCD pins must be shorted together, with the trace between them as short as possible, and a 1uF capacitor to VSSD. The regulator output is not designed to drive external circuits. **Note that if you use the device with an external core regulator (externally regulated mode), the voltage applied to this pin must not exceed the allowable range of 1.71 V to 1.89 V.** When using the internal core regulator (internally regulated mode, the default), do not tie any power to this pin. For details see [Power System](#) on page 31.

#### VDDA

Supply for all analog peripherals and analog core regulator. **VDDA must be the highest voltage present on the device. All other supply pins must be less than or equal to VDDA.**

#### VDDD

Supply for all digital peripherals and digital core regulator. VDDD must be less than or equal to VDDA.

#### VSSA

Ground for all analog peripherals.

#### VSSB

Ground connection for boost pump.

#### VSSD

Ground for all digital logic and I/O pins.

#### VDDIO0, VDDIO1, VDDIO2, VDDIO3

Supply for I/O pins. See pinouts for specific I/O pin to VDDIO mapping. Each VDDIO must be tied to a valid operating voltage (1.71 V to 5.5 V), and must be less than or equal to VDDA.

#### $\overline{\text{XRES}}$ (and configurable $\overline{\text{XRES}}$ )

External reset pin. Active low with internal pull-up. Pin P1[2] may be configured to be a XRES pin; see [“Nonvolatile Latches \(NVLS\)”](#) on page 25.

## 4. CPU

### 4.1 8051 CPU

The CY8C32 devices use a single cycle 8051 CPU, which is fully compatible with the original MCS-51 instruction set. The CY8C32 family uses a pipelined RISC architecture, which executes most instructions in 1 to 2 cycles to provide peak performance of up to 24 MIPS with an average of 2 cycles per instruction. The single cycle 8051 CPU runs ten times faster than a standard 8051 processor.

The 8051 CPU subsystem includes these features:

- Single cycle 8051 CPU
- Up to 64 KB of flash memory, up to 2 KB of EEPROM, and up to 8 KB of SRAM
- 512-byte instruction cache between CPU and flash
- Programmable nested vector interrupt controller
- Direct memory access (DMA) controller
- Peripheral HUB (PHUB)
- External memory interface (EMIF)

### 4.2 Addressing Modes

The following addressing modes are supported by the 8051:

- Direct Addressing: The operand is specified by a direct 8-bit address field. Only the internal RAM and the SFRs can be accessed using this mode.
- Indirect Addressing: The instruction specifies the register which contains the address of the operand. The registers R0 or R1 are used to specify the 8-bit address, while the data pointer (DPTR) register is used to specify the 16-bit address.
- Register Addressing: Certain instructions access one of the registers (R0 to R7) in the specified register bank. These instructions are more efficient because there is no need for an address field.
- Register Specific Instructions: Some instructions are specific to certain registers. For example, some instructions always act on the accumulator. In this case, there is no need to specify the operand.
- Immediate Constants: Some instructions carry the value of the constants directly instead of an address.
- Indexed Addressing: This type of addressing can be used only for a read of the program memory. This mode uses the data pointer as the base and the accumulator value as an offset to read a program memory.
- Bit Addressing: In this mode, the operand is one of 256 bits.

### 4.3 Instruction Set

The 8051 instruction set is highly optimized for 8-bit handling and Boolean operations. The types of instructions supported include:

- Arithmetic instructions
- Logical instructions
- Data transfer instructions
- Boolean instructions
- Program branching instructions

#### 4.3.1 Instruction Set Summary

##### 4.3.1.1 Arithmetic Instructions

Arithmetic instructions support the direct, indirect, register, immediate constant, and register-specific instructions. Arithmetic modes are used for addition, subtraction, multiplication, division, increment, and decrement operations. [Table 4-1](#) lists the different arithmetic instructions.

**Table 4-1. Arithmetic Instructions**

Mnemonic	Description	Bytes	Cycles
ADD A,Rn	Add register to accumulator	1	1
ADD A,Direct	Add direct byte to accumulator	2	2
ADD A,@Ri	Add indirect RAM to accumulator	1	2
ADD A,#data	Add immediate data to accumulator	2	2
ADDC A,Rn	Add register to accumulator with carry	1	1
ADDC A,Direct	Add direct byte to accumulator with carry	2	2
ADDC A,@Ri	Add indirect RAM to accumulator with carry	1	2
ADDC A,#data	Add immediate data to accumulator with carry	2	2
SUBB A,Rn	Subtract register from accumulator with borrow	1	1
SUBB A,Direct	Subtract direct byte from accumulator with borrow	2	2
SUBB A,@Ri	Subtract indirect RAM from accumulator with borrow	1	2
SUBB A,#data	Subtract immediate data from accumulator with borrow	2	2
INC A	Increment accumulator	1	1
INC Rn	Increment register	1	2
INC Direct	Increment direct byte	2	3
INC @Ri	Increment indirect RAM	1	3
DEC A	Decrement accumulator	1	1
DEC Rn	Decrement register	1	2
DEC Direct	Decrement direct byte	2	3
DEC @Ri	Decrement indirect RAM	1	3
INC DPTR	Increment data pointer	1	1
MUL	Multiply accumulator and B	1	2
DIV	Divide accumulator by B	1	6
DAA	Decimal adjust accumulator	1	3

#### 4.3.1.2 Logical Instructions

The logical instructions perform Boolean operations such as AND, OR, XOR on bytes, rotate of accumulator contents, and swap of nibbles in an accumulator. The Boolean operations on the bytes are performed on the bit-by-bit basis. [Table 4-2](#) on page 15 shows the list of logical instructions and their description.

**Table 4-2. Logical Instructions**

Mnemonic	Description	Bytes	Cycles
ANL A,Rn	AND register to accumulator	1	1
ANL A,Direct	AND direct byte to accumulator	2	2
ANL A,@Ri	AND indirect RAM to accumulator	1	2
ANL A,#data	AND immediate data to accumulator	2	2
ANL Direct, A	AND accumulator to direct byte	2	3
ANL Direct, #data	AND immediate data to direct byte	3	3
ORL A,Rn	OR register to accumulator	1	1
ORL A,Direct	OR direct byte to accumulator	2	2
ORL A,@Ri	OR indirect RAM to accumulator	1	2
ORL A,#data	OR immediate data to accumulator	2	2
ORL Direct, A	OR accumulator to direct byte	2	3
ORL Direct, #data	OR immediate data to direct byte	3	3
XRL A,Rn	XOR register to accumulator	1	1
XRL A,Direct	XOR direct byte to accumulator	2	2
XRL A,@Ri	XOR indirect RAM to accumulator	1	2
XRL A,#data	XOR immediate data to accumulator	2	2
XRL Direct, A	XOR accumulator to direct byte	2	3
XRL Direct, #data	XOR immediate data to direct byte	3	3
CLR A	Clear accumulator	1	1
CPL A	Complement accumulator	1	1
RL A	Rotate accumulator left	1	1
RLC A	Rotate accumulator left through carry	1	1
RR A	Rotate accumulator right	1	1
RRC A	Rotate accumulator right though carry	1	1
SWAP A	Swap nibbles within accumulator	1	1



#### 4.3.1.3 Data Transfer Instructions

The data transfer instructions are of three types: the core RAM, xdata RAM, and the lookup tables. The core RAM transfer includes transfer between any two core RAM locations or SFRs. These instructions can use direct, indirect, register, and immediate addressing. The xdata RAM transfer includes only the transfer between the accumulator and the xdata RAM location. It can use only indirect addressing. The lookup tables involve nothing but the read of program memory using the Indexed

addressing mode. [Table 4-3](#) lists the various data transfer instructions available.

#### 4.3.1.4 Boolean Instructions

The 8051 core has a separate bit-addressable memory location. It has 128 bits of bit addressable RAM and a set of SFRs that are bit addressable. The instruction set includes the whole menu of bit operations such as move, set, clear, toggle, OR, and AND instructions and the conditional jump instructions. [Table 4-4](#) on page 17 [Table 4-4](#) lists the available Boolean instructions.

**Table 4-3. Data Transfer Instructions**

Mnemonic	Description	Bytes	Cycles
MOV A,Rn	Move register to accumulator	1	1
MOV A,Direct	Move direct byte to accumulator	2	2
MOV A,@Ri	Move indirect RAM to accumulator	1	2
MOV A,#data	Move immediate data to accumulator	2	2
MOV Rn,A	Move accumulator to register	1	1
MOV Rn,Direct	Move direct byte to register	2	3
MOV Rn,#data	Move immediate data to register	2	2
MOV Direct,A	Move accumulator to direct byte	2	2
MOV Direct,Rn	Move register to direct byte	2	2
MOV Direct,Direct	Move direct byte to direct byte	3	3
MOV Direct,@Ri	Move indirect RAM to direct byte	2	3
MOV Direct,#data	Move immediate data to direct byte	3	3
MOV @Ri,A	Move accumulator to indirect RAM	1	2
MOV @Ri,Direct	Move direct byte to indirect RAM	2	3
MOV @Ri,#data	Move immediate data to indirect RAM	2	2
MOV DPTR,#data16	Load data pointer with 16-bit constant	3	3
MOVC A,@A+DPTR	Move code byte relative to DPTR to accumulator	1	5
MOVC A,@A+PC	Move code byte relative to PC to accumulator	1	4
MOVX A,@Ri	Move external RAM (8-bit) to accumulator	1	4
MOVX A,@DPTR	Move external RAM (16-bit) to accumulator	1	3
MOVX @Ri,A	Move accumulator to external RAM (8-bit)	1	5
MOVX @DPTR,A	Move accumulator to external RAM (16-bit)	1	4
PUSH Direct	Push direct byte onto stack	2	3
POP Direct	Pop direct byte from stack	2	2
XCH A,Rn	Exchange register with accumulator	1	2
XCH A,Direct	Exchange direct byte with accumulator	2	3
XCH A,@Ri	Exchange indirect RAM with accumulator	1	3
XCHD A,@Ri	Exchange low order indirect digit RAM with accumulator	1	3

**Table 4-4. Boolean Instructions**

Mnemonic	Description	Bytes	Cycles
CLR C	Clear carry	1	1
CLR bit	Clear direct bit	2	3
SETB C	Set carry	1	1
SETB bit	Set direct bit	2	3
CPL C	Complement carry	1	1
CPL bit	Complement direct bit	2	3
ANL C, bit	AND direct bit to carry	2	2
ANL C, /bit	AND complement of direct bit to carry	2	2
ORL C, bit	OR direct bit to carry	2	2
ORL C, /bit	OR complement of direct bit to carry	2	2
MOV C, bit	Move direct bit to carry	2	2
MOV bit, C	Move carry to direct bit	2	3
JC rel	Jump if carry is set	2	3
JNC rel	Jump if no carry is set	2	3
JB bit, rel	Jump if direct bit is set	3	5
JNB bit, rel	Jump if direct bit is not set	3	5
JBC bit, rel	Jump if direct bit is set and clear bit	3	5

#### 4.3.1.5 Program Branching Instructions

The 8051 supports a set of conditional and unconditional jump instructions that help to modify the program execution flow. Table 4-5 shows the list of jump instructions.

**Table 4-5. Jump Instructions**

Mnemonic	Description	Bytes	Cycles
ACALL addr11	Absolute subroutine call	2	4
LCALL addr16	Long subroutine call	3	4
RET	Return from subroutine	1	4
RETI	Return from interrupt	1	4
AJMP addr11	Absolute jump	2	3
LJMP addr16	Long jump	3	4
SJMP rel	Short jump (relative address)	2	3
JMP @A + DPTR	Jump indirect relative to DPTR	1	5
JZ rel	Jump if accumulator is zero	2	4
JNZ rel	Jump if accumulator is nonzero	2	4
CJNE A, Direct, rel	Compare direct byte to accumulator and jump if not equal	3	5
CJNE A, #data, rel	Compare immediate data to accumulator and jump if not equal	3	4
CJNE Rn, #data, rel	Compare immediate data to register and jump if not equal	3	4
CJNE @Ri, #data, rel	Compare immediate data to indirect RAM and jump if not equal	3	5
DJNZ Rn, rel	Decrement register and jump if not zero	2	4
DJNZ Direct, rel	Decrement direct byte and jump if not zero	3	5
NOP	No operation	1	1

#### 4.4 DMA and PHUB

The PHUB and the DMA controller are responsible for data transfer between the CPU and peripherals, and also data transfers between peripherals. The PHUB and DMA also control device configuration during boot. The PHUB consists of:

- A central hub that includes the DMA controller, arbiter, and router
- Multiple spokes that radiate outward from the hub to most peripherals

There are two PHUB masters: the CPU and the DMA controller. Both masters may initiate transactions on the bus. The DMA channels can handle peripheral communication without CPU intervention. The arbiter in the central hub determines which DMA channel is the highest priority if there are multiple requests.

##### 4.4.1 PHUB Features

- CPU and DMA controller are both bus masters to the PHUB
- Eight Multi-layer AHB Bus parallel access paths (spokes) for peripheral access

- Simultaneous CPU and DMA access to peripherals located on different spokes
- Simultaneous DMA source and destination burst transactions on different spokes
- Supports 8, 16, 24, and 32-bit addressing and data

**Table 4-6. PHUB Spokes and Peripherals**

PHUB Spokes	Peripherals
0	SRAM
1	IOs, PICU, EMIF
2	PHUB local configuration, Power manager, Clocks, IC, SWV, EEPROM, Flash programming interface
3	Analog interface and trim, Decimator
4	USB, USB, I <sup>2</sup> C, Timers, Counters, and PWMs
5	Reserved
6	UDBs group 1
7	UDBs group 2

### 4.4.2 DMA Features

- 24 DMA channels
- Each channel has one or more transaction descriptors (TDs) to configure channel behavior. Up to 128 total TDs can be defined
- TDs can be dynamically updated
- Eight levels of priority per channel
- Any digitally routable signal, the CPU, or another DMA channel, can trigger a transaction
- Each channel can generate up to two interrupts per transfer
- Transactions can be stalled or canceled
- Supports transaction size of infinite or 1 to 64k bytes
- TDs may be nested and/or chained for complex transactions

### 4.4.3 Priority Levels

The CPU always has higher priority than the DMA controller when their accesses require the same bus resources. Due to the system architecture, the CPU can never starve the DMA. DMA channels of higher priority (lower priority number) may interrupt current DMA transfers. In the case of an interrupt, the current transfer is allowed to complete its current transaction. To ensure latency limits when multiple DMA accesses are requested simultaneously, a fairness algorithm guarantees an interleaved minimum percentage of bus bandwidth for priority levels 2 through 7. Priority levels 0 and 1 do not take part in the fairness algorithm and may use 100 percent of the bus bandwidth. If a tie occurs on two DMA requests of the same priority level, a simple round robin method is used to evenly share the allocated bandwidth. The round robin allocation can be disabled for each DMA channel, allowing it to always be at the head of the line. Priority levels 2 to 7 are guaranteed the minimum bus bandwidth shown in [Table 4-7](#) after the CPU and DMA priority levels 0 and 1 have satisfied their requirements.

**Table 4-7. Priority Levels**

Priority Level	% Bus Bandwidth
0	100.0
1	100.0
2	50.0
3	25.0
4	12.5
5	6.2
6	3.1
7	1.5

When the fairness algorithm is disabled, DMA access is granted based solely on the priority level; no bus bandwidth guarantees are made.



### 4.4.4 Transaction Modes Supported

The flexible configuration of each DMA channel and the ability to chain multiple channels allow the creation of both simple and complex use cases. General use cases include, but are not limited to:

#### 4.4.4.1 Simple DMA

In a simple DMA case, a single TD transfers data between a source and sink (peripherals or memory location). The basic timing diagrams of DMA read and write cycles are shown in [Figure 4-1](#). For more description on other transfer modes, refer to the Technical Reference Manual.

**Figure 4-1. DMA Timing Diagram**



#### 4.4.4.2 Auto Repeat DMA

Auto repeat DMA is typically used when a static pattern is repetitively read from system memory and written to a peripheral. This is done with a single TD that chains to itself.

#### 4.4.4.3 Ping Pong DMA

A ping pong DMA case uses double buffering to allow one buffer to be filled by one client while another client is consuming the

data previously received in the other buffer. In its simplest form, this is done by chaining two TDs together so that each TD calls the opposite TD when complete.

#### 4.4.4.4 Circular DMA

Circular DMA is similar to ping pong DMA except it contains more than two buffers. In this case there are multiple TDs; after the last TD is complete it chains back to the first TD.

#### 4.4.4.5 Scatter Gather DMA

In the case of scatter gather DMA, there are multiple noncontiguous sources or destinations that are required to effectively carry out an overall DMA transaction. For example, a packet may need to be transmitted off of the device and the packet elements, including the header, payload, and trailer, exist in various noncontiguous locations in memory. Scatter gather DMA allows the segments to be concatenated together by using multiple TDs in a chain. The chain gathers the data from the multiple locations. A similar concept applies for the reception of data onto the device. Certain parts of the received data may need to be scattered to various locations in memory for software processing convenience. Each TD in the chain specifies the location for each discrete element in the chain.

#### 4.4.4.6 Packet Queuing DMA

Packet queuing DMA is similar to scatter gather DMA but specifically refers to packet protocols. With these protocols, there may be separate configuration, data, and status phases associated with sending or receiving a packet.

For instance, to transmit a packet, a memory mapped configuration register can be written inside a peripheral, specifying the overall length of the ensuing data phase. The CPU can set up this configuration information anywhere in system memory and copy it with a simple TD to the peripheral. After the configuration phase, a data phase TD (or a series of data phase TDs) can begin (potentially using scatter gather). When the data phase TD(s) finish, a status phase TD can be invoked that reads some memory mapped status information from the peripheral and copies it to a location in system memory specified by the CPU for later inspection. Multiple sets of configuration, data, and status phase “subchains” can be strung together to create larger chains that transmit multiple packets in this way. A similar concept exists in the opposite direction to receive the packets.

#### 4.4.4.7 Nested DMA

One TD may modify another TD, as the TD configuration space is memory mapped similar to any other peripheral. For example, a first TD loads a second TD’s configuration and then calls the second TD. The second TD moves data as required by the application. When complete, the second TD calls the first TD, which again updates the second TD’s configuration. This process repeats as often as necessary.

## 4.5 Interrupt Controller

The interrupt controller provides a mechanism for hardware resources to change program execution to a new address, independent of the current task being executed by the main code. The interrupt controller provides enhanced features not found on original 8051 interrupt controllers:


- Thirty two interrupt vectors
- Jumps directly to ISR anywhere in code space with dynamic vector addresses
- Multiple sources for each vector
- Flexible interrupt to vector matching
- Each interrupt vector is independently enabled or disabled
- Each interrupt can be dynamically assigned one of eight priorities
- Eight level nestable interrupts
- Multiple I/O interrupt vectors
- Software can send interrupts
- Software can clear pending interrupts

When an interrupt is pending, the current instruction is completed and the program counter is pushed onto the stack. Code execution then jumps to the program address provided by the vector. After the ISR is completed, a RETI instruction is executed and returns execution to the instruction following the previously interrupted instruction. To do this the RETI instruction pops the program counter from the stack.

If the same priority level is assigned to two or more interrupts, the interrupt with the lower vector number is executed first. Each interrupt vector may choose from three interrupt sources: Fixed Function, DMA, and UDB. The fixed function interrupts are direct connections to the most common interrupt sources and provide the lowest resource cost connection. The DMA interrupt sources provide direct connections to the two DMA interrupt sources provided per DMA channel. The third interrupt source for vectors is from the UDB digital routing array. This allows any digital signal available to the UDB array to be used as an interrupt source. Fixed function interrupts and all interrupt sources may be routed to any interrupt vector using the UDB interrupt source connections.

Figure 4-2 on page 21 represents typical flow of events when an interrupt triggered. Figure 4-3 on page 22 shows the interrupt structure and priority polling.


Figure 4-2. Interrupt Processing Timing Diagram



**Notes**

- 1: Interrupt triggered asynchronous to the clock
  - 2: The PEND bit is set on next active clock edge to indicate the interrupt arrival
  - 3: POST bit is set following the PEND bit
  - 4: Interrupt request and the interrupt number sent to CPU core after evaluation priority (Takes 3 clocks)
  - 5: ISR address is posted to CPU core for branching
  - 6: CPU acknowledges the interrupt request
  - 7: ISR address is read by CPU for branching
  - 8, 9: PEND and POST bits are cleared respectively after receiving the IRA from core
  - 10: IRA bit is cleared after completing the current instruction and starting the instruction execution from ISR location (Takes 7 cycles)
  - 11: IRC is set to indicate the completion of ISR, Active int. status is restored with previous status
- The total interrupt latency (ISR execution)  
 = POST + PEND + IRQ + IRA + Completing current instruction and branching  
 = 1+1+1+2+7 cycles  
 = 12 cycles

**Figure 4-3. Interrupt Structure**



**Table 4-8. Interrupt Vector Table**

#	Fixed Function	DMA	UDB
0	LVD	phub_termout0[0]	udb_intr[0]
1	Cache/ECC	phub_termout0[1]	udb_intr[1]
2	Reserved	phub_termout0[2]	udb_intr[2]
3	Sleep (Pwr Mgr)	phub_termout0[3]	udb_intr[3]
4	PICU[0]	phub_termout0[4]	udb_intr[4]
5	PICU[1]	phub_termout0[5]	udb_intr[5]
6	PICU[2]	phub_termout0[6]	udb_intr[6]
7	PICU[3]	phub_termout0[7]	udb_intr[7]
8	PICU[4]	phub_termout0[8]	udb_intr[8]
9	PICU[5]	phub_termout0[9]	udb_intr[9]
10	PICU[6]	phub_termout0[10]	udb_intr[10]
11	PICU[12]	phub_termout0[11]	udb_intr[11]
12	PICU[15]	phub_termout0[12]	udb_intr[12]
13	Comparators Combined	phub_termout0[13]	udb_intr[13]
14	Reserved	phub_termout0[14]	udb_intr[14]
15	I <sup>2</sup> C	phub_termout0[15]	udb_intr[15]
16	Reserved	phub_termout1[0]	udb_intr[16]
17	Timer/Counter0	phub_termout1[1]	udb_intr[17]
18	Timer/Counter1	phub_termout1[2]	udb_intr[18]
19	Timer/Counter2	phub_termout1[3]	udb_intr[19]
20	Timer/Counter3	phub_termout1[4]	udb_intr[20]
21	USB SOF Int	phub_termout1[5]	udb_intr[21]
22	USB Arb Int	phub_termout1[6]	udb_intr[22]
23	USB Bus Int	phub_termout1[7]	udb_intr[23]
24	USB Endpoint[0]	phub_termout1[8]	udb_intr[24]
25	USB Endpoint Data	phub_termout1[9]	udb_intr[25]
26	Reserved	phub_termout1[10]	udb_intr[26]
27	LCD	phub_termout1[11]	udb_intr[27]
28	Reserved	phub_termout1[12]	udb_intr[28]
29	Decimator Int	phub_termout1[13]	udb_intr[29]
30	PHUB Error Int	phub_termout1[14]	udb_intr[30]
31	EEPROM Fault Int	phub_termout1[15]	udb_intr[31]



## 5. Memory

### 5.1 Static RAM

CY8C32 Static RAM (SRAM) is used for temporary data storage. Up to 8 KB of SRAM is provided and can be accessed by the 8051 or the DMA controller. See [Memory Map](#) on page 26. Simultaneous access of SRAM by the 8051 and the DMA controller is possible if different 4-KB blocks are accessed.

### 5.2 Flash Program Memory

Flash memory in PSoC devices provides nonvolatile storage for user firmware, user configuration data, bulk data storage, and optional ECC data. The main flash memory area contains up to 64 KB of user program space.

Up to an additional 8 KB of flash space is available for Error Correcting Codes (ECC). If ECC is not used this space can store device configuration data and bulk user data. User code may not be run out of the ECC flash memory section. ECC can correct one bit error and detect two bit errors per 8 bytes of firmware memory; an interrupt can be generated when an error is detected.

The CPU reads instructions located in flash through a cache controller. This improves instruction execution rate and reduces system power consumption by requiring less frequent flash access. The cache has 8 lines at 64 bytes per line for a total of 512 bytes. It is fully associative, automatically controls flash power, and can be enabled or disabled. If ECC is enabled, the cache controller also performs error checking and correction, and interrupt generation.

Flash programming is performed through a special interface and preempts code execution out of flash. The flash programming interface performs flash erasing, programming and setting code protection levels. Flash in-system serial programming (ISSP), typically used for production programming, is possible through both the SWD and JTAG interfaces. In-system programming, typically used for bootloaders, is also possible using serial interfaces such as I<sup>2</sup>C, USB, UART, and SPI, or any communications protocol.

### 5.3 Flash Security

All PSoC devices include a flexible flash-protection model that prevents access and visibility to on-chip flash memory. This prevents duplication or reverse engineering of proprietary code. Flash memory is organized in blocks, where each block contains 256 bytes of program or data and 32 bytes of ECC or configuration data. A total of up to 256 blocks is provided on 64-KB flash devices.

The device offers the ability to assign one of four protection levels to each row of flash. [Table 5-1](#) lists the protection modes available. Flash protection levels can only be changed by performing a complete flash erase. The Full Protection and Field Upgrade settings disable external access (through a debugging tool such as PSoC Creator, for example). If your application requires code update through a boot loader, then use the Field Upgrade setting. Use the Unprotected setting only when no security is needed in your application. The PSoC device also offers an advanced security feature called Device Security which permanently disables all test, programming, and debug ports,

protecting your application from external access (see the “[Device Security](#)” section on page 65). For more information about how to take full advantage of the security features in PSoC, see the PSoC 3 TRM.

**Table 5-1. Flash Protection**

Protection Setting	Allowed	Not Allowed
Unprotected	External read and write + internal read and write	–
Factory Upgrade	External write + internal read and write	External read
Field Upgrade	Internal read and write	External read and write
Full Protection	Internal read	External read and write + internal write

#### Disclaimer

Note the following details of the flash code protection features on Cypress devices.

Cypress products meet the specifications contained in their particular Cypress datasheets. Cypress believes that its family of products is one of the most secure families of its kind on the market today, regardless of how they are used. There may be methods, unknown to Cypress, that can breach the code protection features. Any of these methods, to our knowledge, would be dishonest and possibly illegal. Neither Cypress nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as “unbreakable.”

Cypress is willing to work with the customer who is concerned about the integrity of their code. Code protection is constantly evolving. We at Cypress are committed to continuously improving the code protection features of our products.

### 5.4 EEPROM

PSoC EEPROM memory is a byte-addressable nonvolatile memory. The CY8C32 has up to 2 KB of EEPROM memory to store user data. Reads from EEPROM are random access at the byte level. Reads are done directly; writes are done by sending write commands to an EEPROM programming interface. CPU code execution can continue from flash during EEPROM writes. EEPROM is erasable and writeable at the row level. The EEPROM is divided into 128 rows of 16 bytes each. The factory default values of all EEPROM bytes are 0.

Because the EEPROM is mapped to the 8051 xdata space, the CPU cannot execute out of EEPROM. There is no ECC hardware associated with EEPROM. If ECC is required it must be handled in firmware.

It can take as much as 20 milliseconds to write to EEPROM or flash. During this time the device should not be reset, or unexpected changes may be made to portions of EEPROM or flash. Reset sources (see [Section 6.3.1](#)) include XRES pin, software reset, and watchdog; care should be taken to make sure that these are not inadvertently activated. In addition, the low voltage detect circuits should be configured to generate an interrupt instead of a reset.

### 5.5 Nonvolatile Latches (NVLs)

PSoC has a 4-byte array of nonvolatile latches (NVLs) that are used to configure the device at reset. The NVL register map is shown in [Table 5-2](#).

**Table 5-2. Device Configuration NVL Register Map**

Register Address	7	6	5	4	3	2	1	0
0x00	PRT3RDM[1:0]		PRT2RDM[1:0]		PRT1RDM[1:0]		PRT0RDM[1:0]	
0x01	PRT12RDM[1:0]		PRT6RDM[1:0]		PRT5RDM[1:0]		PRT4RDM[1:0]	
0x02	XRESMEN	DBGEN					PRT15RDM[1:0]	
0x03	DIG_PHS_DLY[3:0]				ECCEN	DPS[1:0]		

The details for individual fields and their factory default settings are shown in [Table 5-3](#).

**Table 5-3. Fields and Factory Default Settings**

Field	Description	Settings
PRTxRDM[1:0]	Controls reset drive mode of the corresponding IO port. See <a href="#">“Reset Configuration”</a> on page 44. All pins of the port are set to the same mode.	00b (default) - high impedance analog 01b - high impedance digital 10b - resistive pull up 11b - resistive pull down
XRESMEN	Controls whether pin P1[2] is used as a GPIO or as an external reset. See <a href="#">“Pin Descriptions”</a> on page 12, XRES description.	0 (default for 68-pin 72-pin, and 100-pin parts) - GPIO 1 (default for 48-pin parts) - external reset
DBGEN	Debug Enable allows access to the debug system, for third-party programmers.	0 - access disabled 1 (default) - access enabled
DPS[1:0]	Controls the usage of various P1 pins as a debug port. See <a href="#">“Programming, Debug Interfaces, Resources”</a> on page 62.	00b - 5-wire JTAG 01b (default) - 4-wire JTAG 10b - SWD 11b - debug ports disabled
ECCEN	Controls whether ECC flash is used for ECC or for general configuration and data storage. See <a href="#">“Flash Program Memory”</a> on page 24.	0 - ECC disabled 1 (default) - ECC enabled
DIG_PHS_DLY[3:0]	Selects the digital clock phase delay.	See the TRM for details.

Although PSoc Creator provides support for modifying the device configuration NVLs, the number of NVL erase / write cycles is limited – see [“Nonvolatile Latches \(NVL\)”](#) on page 100.


### 5.6 External Memory Interface

CY8C32 provides an external memory interface (EMIF) for connecting to external memory devices. The connection allows read and write accesses to external memories. The EMIF operates in conjunction with UDBs, I/O ports, and other hardware to generate external memory address and control signals. At 33 MHz, each memory access cycle takes four bus clock cycles.

Figure 5-1 is the EMIF block diagram. The EMIF supports synchronous and asynchronous memories. The CY8C32 supports only one type of external memory device at a time.

External memory can be accessed via the 8051 xdata space; up to 24 address bits can be used. See “xdata Space” section on page 28. The memory can be 8 or 16 bits wide.

Figure 5-1. EMIF Block Diagram



### 5.7 Memory Map

The CY8C32 8051 memory map is very similar to the MCS-51 memory map.

#### 5.7.1 Code Space

The CY8C32 8051 code space is 64 KB. Only main flash exists in this space. See the “Flash Program Memory” section on page 24.

#### 5.7.2 Internal Data Space

The CY8C32 8051 internal data space is 384 bytes, compressed within a 256-byte space. This space consists of 256 bytes of RAM (in addition to the SRAM mentioned in [Static RAM](#) on page 24) and a 128-byte space for Special Function Registers (SFRs). See [Figure 5-2](#). The lowest 32 bytes are used for 4 banks of registers R0-R7. The next 16 bytes are bit-addressable.

**Figure 5-2. 8051 Internal Data Space**

0x00 0x1F	4 Banks, R0-R7 Each	
0x20 0x2F	Bit-Addressable Area	
0x30 0x7F	Lower Core RAM Shared with Stack Space (direct and indirect addressing)	
0x80 0xFF	Upper Core RAM Shared with Stack Space (indirect addressing)	SFR Special Function Registers (direct addressing)

In addition to the register or bit address modes used with the lower 48 bytes, the lower 128 bytes can be accessed with direct or indirect addressing. With direct addressing mode, the upper 128 bytes map to the SFRs. With indirect addressing mode, the upper 128 bytes map to RAM. Stack operations use indirect addressing; the 8051 stack space is 256 bytes. See the “Addressing Modes” section on page 13

### 5.7.3 SFRs

The special function register (SFR) space provides access to frequently accessed registers. The memory map for the SFR memory space is shown in Table 5-4.

**Table 5-4. SFR Map**

Address	0/8	1/9	2/A	3/B	4/C	5/D	6/E	7/F
0xF8	SFRPRT15DR	SFRPRT15PS	SFRPRT15SEL	–	–	–	–	–
0xF0	B	–	SFRPRT12SEL	–	–	–	–	–
0xE8	SFRPRT12DR	SFRPRT12PS	MXAX	–	–	–	–	–
0xE0	ACC	–	–	–	–	–	–	–
0xD8	SFRPRT6DR	SFRPRT6PS	SFRPRT6SEL	–	–	–	–	–
0xD0	PSW	–	–	–	–	–	–	–
0xC8	SFRPRT5DR	SFRPRT5PS	SFRPRT5SEL	–	–	–	–	–
0xC0	SFRPRT4DR	SFRPRT4PS	SFRPRT4SEL	–	–	–	–	–
0xB8	–	–	–	–	–	–	–	–
0xB0	SFRPRT3DR	SFRPRT3PS	SFRPRT3SEL	–	–	–	–	–
0xA8	IE	–	–	–	–	–	–	–
0xA0	P2AX	–	SFRPRT1SEL	–	–	–	–	–
0x98	SFRPRT2DR	SFRPRT2PS	SFRPRT2SEL	–	–	–	–	–
0x90	SFRPRT1DR	SFRPRT1PS	–	DPX0	–	DPX1	–	–
0x88	–	SFRPRT0PS	SFRPRT0SEL	–	–	–	–	–
0x80	SFRPRT0DR	SP	DPL0	DPH0	DPL1	DPH1	DPS	–

The CY8C32 family provides the standard set of registers found on industry standard 8051 devices. In addition, the CY8C32 devices add SFRs to provide direct access to the I/O ports on the device. The following sections describe the SFRs added to the CY8C32 family.

#### 5.7.3.1 XData Space Access SFRs

The 8051 core features dual DPTR registers for faster data transfer operations. The data pointer select SFR, DPS, selects which data pointer register, DPTR0 or DPTR1, is used for the following instructions:

- MOVX @DPTR, A
- MOVX A, @DPTR
- MOVC A, @A+DPTR
- JMP @A+DPTR
- INC DPTR
- MOV DPTR, #data16

The extended data pointer SFRs, DPX0, DPX1, MXAX, and P2AX, hold the most significant parts of memory addresses during access to the xdata space. These SFRs are used only with the MOVX instructions.

During a MOVX instruction using the DPTR0/DPTR1 register, the most significant byte of the address is always equal to the contents of DPX0/DPX1.

During a MOVX instruction using the R0 or R1 register, the most significant byte of the address is always equal to the contents of MXAX, and the next most significant byte is always equal to the contents of P2AX.

#### 5.7.3.2 I/O Port SFRs

The I/O ports provide digital input sensing, output drive, pin interrupts, connectivity for analog inputs and outputs, LCD, and access to peripherals through the DSI. Full information on I/O ports is found in I/O System and Routing on page 37.

I/O ports are linked to the CPU through the PHUB and are also available in the SFRs. Using the SFRs allows faster access to a limited set of I/O port registers, while using the PHUB allows boot configuration and access to all I/O port registers.

Each SFR supported I/O port provides three SFRs:

- SFRPRTxDR sets the output data state of the port (where x is port number and includes ports 0 – 6, 12 and 15).
- The SFRPRTxSEL selects whether the PHUB PRTxDR register or the SFRPRTxDR controls each pin's output buffer within the port. If a SFRPRTxSEL[y] bit is high, the corresponding SFRPRTxDR[y] bit sets the output state for that pin. If a SFRPRTxSEL[y] bit is low, the corresponding PRTxDR[y] bit sets the output state of the pin (where y varies from 0 to 7).
- The SFRPRTxPS is a read only register that contains pin state values of the port pins.

#### 5.7.4 xdata Space

The 8051 xdata space is 24-bit, or 16 MB in size. The majority of this space is not “external”—it is used by on-chip components. See [Table 5-5](#). External, that is, off-chip, memory can be accessed using the EMIF. See [External Memory Interface](#) on page 26.

**Table 5-5. XDATA Data Address Map**

Address Range	Purpose
0x00 0000 – 0x00 1FFF	SRAM
0x00 4000 – 0x00 42FF	Clocking, PLLs, and oscillators
0x00 4300 – 0x00 43FF	Power management
0x00 4400 – 0x00 44FF	Interrupt controller
0x00 4500 – 0x00 45FF	Ports interrupt control
0x00 4700 – 0x00 47FF	Flash programming interface
0x00 4800 – 0x00 48FF	Cache controller
0x00 4900 – 0x00 49FF	I <sup>2</sup> C controller
0x00 4E00 – 0x00 4EFF	Decimator
0x00 4F00 – 0x00 4FFF	Fixed timer/counter/PWMs
0x00 5000 – 0x00 51FF	I/O ports control
0x00 5400 – 0x00 54FF	External Memory Interface (EMIF) control registers
0x00 5800 – 0x00 5FFF	Analog Subsystem interface
0x00 6000 – 0x00 60FF	USB controller
0x00 6400 – 0x00 6FFF	UDB Working Registers
0x00 7000 – 0x00 7FFF	PHUB configuration
0x00 8000 – 0x00 8FFF	EEPROM
0x01 0000 – 0x01 FFFF	Digital Interconnect configuration
0x05 0220 – 0x05 02F0	Debug controller
0x08 0000 – 0x08 1FFF	Flash ECC bytes
0x80 0000 – 0xFF FFFF	External Memory Interface

## 6. System Integration

### 6.1 Clocking System

The clocking system generates, divides, and distributes clocks throughout the PSoC system. For the majority of systems, no external crystal is required. The IMO and PLL together can generate up to a 50 MHz clock, accurate to ±2 percent over voltage and temperature. Additional internal and external clock sources allow each design to optimize accuracy, power, and cost. Any of the clock sources can be used to generate other clock frequencies in the 16-bit clock dividers and UDBs for anything the user wants, for example a UART baud rate generator.

Clock generation and distribution is automatically configured through the PSoC Creator IDE graphical interface. This is based on the complete system's requirements. It greatly speeds the design process. PSoC Creator allows you to build clocking systems with minimal input. You can specify desired clock frequencies and accuracies, and the software locates or builds a clock that meets the required specifications. This is possible because of the programmability inherent in PSoC.


Key features of the clocking system include:

- Seven general purpose clock sources
  - 3- to 24-MHz IMO, ±2 percent at 3 MHz
  - 4- to 25-MHz external crystal oscillator (MHzECO)
  - Clock doubler provides a doubled clock frequency output for the USB block, see [USB Clock Domain](#) on page 31
  - DSI signal from an external I/O pin or other logic
  - 24- to 50- MHz fractional PLL sourced from IMO, MHzECO, or DSI
  - 1-kHz, 33-kHz, 100-kHz ILO for watchdog timer (WDT) and sleep timer
  - 32.768-kHz external crystal oscillator (kHzECO) for RTC
- IMO has a USB mode that auto locks to the USB bus clock requiring no external crystal for USB. (USB equipped parts only)
- Independently sourced clock in all clock dividers
- Eight 16-bit clock dividers for the digital system
- Four 16-bit clock dividers for the analog system
- Dedicated 16-bit divider for the bus clock
- Dedicated 4-bit divider for the CPU clock
- Automatic clock configuration in PSoC Creator

Table 6-1. Oscillator Summary

Source	Fmin	Tolerance at Fmin	Fmax	Tolerance at Fmax	Startup Time
IMO	3 MHz	±2% over voltage and temperature	24 MHz	±4%	13-µs max
MHzECO	4 MHz	Crystal dependent	25 MHz	Crystal dependent	5 ms typ, max is crystal dependent
DSI	0 MHz	Input dependent	33 MHz	Input dependent	Input dependent
PLL	24 MHz	Input dependent	50 MHz	Input dependent	250 µs max
Doubler	48 MHz	Input dependent	48 MHz	Input dependent	1 µs max
ILO	1 kHz	-50%, +100%	100 kHz	-55%, +100%	15 ms max in lowest power mode
kHzECO	32 kHz	Crystal dependent	32 kHz	Crystal dependent	500 ms typ, max is crystal dependent

Figure 6-1. Clocking Subsystem



## 6.1.1 Internal Oscillators

Figure 6-1 shows that there are two internal oscillators. They can be routed directly or divided. The direct routes may not have a 50% duty cycle. Divided clocks have a 50% duty cycle.

### 6.1.1.1 Internal Main Oscillator

In most designs the IMO is the only clock source required, due to its  $\pm 2$ -percent accuracy. The IMO operates with no external components and outputs a stable clock. A factory trim for each frequency range is stored in the device. With the factory trim, tolerance varies from  $\pm 2$  percent at 3 MHz, up to  $\pm 4$ -percent at 24 MHz. The IMO, in conjunction with the PLL, allows generation of other clocks up to the device's maximum frequency (see [Phase-locked Loop](#))

The IMO provides clock outputs at 3, 6, 12, and 24 MHz.

### 6.1.1.2 Clock Doubler

The clock doubler outputs a clock at twice the frequency of the input clock. The doubler works at input frequency of 24 MHz, providing 48 MHz for the USB. It can be configured to use a clock from the IMO, MHzECO, or the DSI (external pin).

### 6.1.1.3 Phase-locked Loop

The PLL allows low-frequency, high-accuracy clocks to be multiplied to higher frequencies. This is a tradeoff between higher clock frequency and accuracy and, higher power consumption and increased startup time.

The PLL block provides a mechanism for generating clock frequencies based upon a variety of input sources. The PLL outputs clock frequencies in the range of 24 to 50 MHz. Its input and feedback dividers supply 4032 discrete ratios to create almost any desired clock frequency. The accuracy of the PLL output depends on the accuracy of the PLL input source. The most common PLL use is to multiply the IMO clock at 3 MHz, where it is most accurate to generate the other clocks up to the device's maximum frequency.

The PLL achieves phase lock within 250  $\mu$ s (verified by bit setting). It can be configured to use a clock from the IMO, MHzECO or DSI (external pin). The PLL clock source can be used until lock is complete and signaled with a lock bit. The lock signal can be routed through the DSI to generate an interrupt. Disable the PLL before entering low-power modes.

### 6.1.1.4 Internal Low-Speed Oscillator

The ILO provides clock frequencies for low-power consumption, including the watchdog timer, and sleep timer. The ILO generates up to three different clocks: 1 kHz, 33 kHz, and 100 kHz.

The 1 kHz clock (CLK1K) is typically used for a background 'heartbeat' timer. This clock inherently lends itself to low-power supervisory operations such as the watchdog timer and long sleep intervals using the central timewheel (CTW).

The central timewheel is a 1 kHz, free running, 13-bit counter clocked by the ILO. The central timewheel is always enabled, except in hibernate mode and when the CPU is stopped during debug on chip mode. It can be used to generate periodic interrupts for timing purposes or to wake the system from a low-power mode. Firmware can reset the central timewheel. Systems that require accurate timing should use the RTC capability instead of the central timewheel.

The 100-kHz clock (CLK100K) can be used as a low power master clock. It can also generate time intervals using the fast timewheel.

The fast timewheel is a 5-bit counter, clocked by the 100-kHz clock. It features programmable settings and automatically resets when the terminal count is reached. An optional interrupt can be generated each time the terminal count is reached. This enables flexible, periodic interrupts of the CPU at a higher rate than is allowed using the central timewheel.

The 33-kHz clock (CLK33K) comes from a divide-by-3 operation on CLK100K. This output can be used as a reduced accuracy version of the 32.768-kHz ECO clock with no need for a crystal.


## 6.1.2 External Oscillators

Figure 6-1 shows that there are two external oscillators. They can be routed directly or divided. The direct routes may not have a 50% duty cycle. Divided clocks have a 50% duty cycle.

### 6.1.2.1 MHz External Crystal Oscillator

The MHzECO provides high frequency, high precision clocking using an external crystal (see [Figure 6-2](#)). It supports a wide variety of crystal types, in the range of 4 to 25 MHz. When used in conjunction with the PLL, it can generate other clocks up to the device's maximum frequency (see "[Phase-locked Loop](#)" section on page 30). The GPIO pins connecting to the external crystal and capacitors are fixed. MHzECO accuracy depends on the crystal chosen.

Figure 6-2. MHzECO Block Diagram




### 6.1.2.2 32.768-kHz ECO

The 32.768-kHz External Crystal Oscillator (32kHzECO) provides precision timing with minimal power consumption using an external 32.768-kHz watch crystal (see [Figure 6-3](#)). The 32kHzECO also connects directly to the sleep timer and provides the source for the RTC. The RTC uses a 1-second interrupt to implement the RTC functionality in firmware.

The oscillator works in two distinct power modes. This allows users to trade off power consumption with noise immunity from neighboring circuits. The GPIO pins connected to the external crystal and capacitors are fixed.

**Figure 6-3. 32kHzECO Block Diagram**



It is recommended that the external 32.768-kHz watch crystal have a load capacitance (CL) of 6 pF or 12.5 pF. Check the crystal manufacturer's datasheet. The two external capacitors, CL1 and CL2, are typically of the same value, and their total capacitance,  $CL1CL2 / (CL1 + CL2)$ , including pin and trace capacitance, should equal the crystal CL value. For more information, refer to application note [AN54439: PSoc 3 and PSoc 5 External Oscillators](#). See also pin capacitance specifications in the "GPIO" section on page 76.

### 6.1.2.3 Digital System Interconnect

The DSI provides routing for clocks taken from external clock oscillators connected to I/O. The oscillators can also be generated within the device in the digital system and Universal Digital Blocks.

While the primary DSI clock input provides access to all clocking resources, up to eight other DSI clocks (internally or externally generated) may be routed directly to the eight digital clock dividers. This is only possible if there are multiple precision clock sources.

### 6.1.3 Clock Distribution

All seven clock sources are inputs to the central clock distribution system. The distribution system is designed to create multiple high precision clocks. These clocks are customized for the design's requirements and eliminate the common problems found with limited resolution prescalers attached to peripherals. The clock distribution system generates several types of clock trees.

- The master clock is used to select and supply the fastest clock in the system for general clock requirements and clock synchronization of the PSoc device.

- Bus Clock 16-bit divider uses the master clock to generate the bus clock used for data transfers. Bus clock is the source clock for the CPU clock divider.
- Eight fully programmable 16-bit clock dividers generate digital system clocks for general use in the digital system, as configured by the design's requirements. Digital system clocks can generate custom clocks derived from any of the seven clock sources for any purpose. Examples include baud rate generators, accurate PWM periods, and timer clocks, and many others. If more than eight digital clock dividers are required, the Universal Digital Blocks (UDBs) and fixed function Timer/Counter/PWMs can also generate clocks.
- Four 16-bit clock dividers generate clocks for the analog system components that require clocking, such as ADC. The analog clock dividers include skew control to ensure that critical analog events do not occur simultaneously with digital switching events. This is done to reduce analog system noise.

Each clock divider consists of an 8-input multiplexer, a 16-bit clock divider (divide by 2 and higher) that generates ~50 percent duty cycle clocks, master clock resynchronization logic, and deglitch logic. The outputs from each digital clock tree can be routed into the digital system interconnect and then brought back into the clock system as an input, allowing clock chaining of up to 32 bits.

### 6.1.4 USB Clock Domain


The USB clock domain is unique in that it operates largely asynchronously from the main clock network. The USB logic contains a synchronous bus interface to the chip, while running on an asynchronous clock to process USB data. The USB logic requires a 48 MHz frequency. This frequency can be generated from different sources, including DSI clock at 48 MHz or doubled value of 24 MHz from internal oscillator, DSI signal, or crystal oscillator.

## 6.2 Power System

The power system consists of separate analog, digital, and I/O supply pins, labeled VDDA, VDDD, and VDDIOX, respectively. It also includes two internal 1.8 V regulators that provide the digital (VCCD) and analog (VCCA) supplies for the internal core logic. The output pins of the regulators (VCCD and VCCA) and the VDDIO pins must have capacitors connected as shown in [Figure 6-4](#). The two VCCD pins must be shorted together, with as short a trace as possible, and connected to a 1-μF ±10-percent X5R capacitor. The power system also contains a sleep regulator, an I<sup>2</sup>C regulator, and a hibernate regulator.



Figure 6-4. PSoC Power System



**Notes**

- The two VCCD pins must be connected together with as short a trace as possible. A trace under the device is recommended, as shown in Figure 2-8 on page 12.
- It is good practice to check the datasheets for your bypass capacitors, specifically the working voltage and the DC bias specifications. With some capacitors, the actual capacitance can decrease considerably when the DC bias (VDDX or VCCX in Figure 6-4) is a significant percentage of the rated working voltage.
- You can power the device in internally regulated mode, where the voltage applied to the VDDx pins is as high as 5.5 V, and the internal regulators provide the core voltages. **In this mode, do not apply power to the VCCx pins, and do not tie the VDDx pins to the VCCx pins.**
- You can also power the device in externally regulated mode, that is, by directly powering the VCCD and VCCA pins. In this configuration, the VDD pins should be shorted to the VCCD pins and the VDDA pin should be shorted to the VCCA pin. The allowed supply range in this configuration is 1.71 V to 1.89 V. After power up in this configuration, the internal regulators are on by default, and should be disabled to reduce power consumption.

## 6.2.1 Power Modes

PSoC 3 devices have four different power modes, as shown in [Table 6-2](#) and [Table 6-3](#). The power modes allow a design to easily provide required functionality and processing power while simultaneously minimizing power consumption and maximizing battery life in low-power and portable devices.

PSoC 3 power modes, in order of decreasing power consumption are:

- Active
- Alternate Active
- Sleep
- Hibernate

Active is the main processing mode. Its functionality is configurable. Each power controllable subsystem is enabled or disabled by using separate power configuration template registers. In alternate active mode, fewer subsystems are enabled, reducing power. In sleep mode most resources are disabled regardless of the template settings. Sleep mode is optimized to provide timed sleep intervals and RTC functionality. The lowest power mode is hibernate, which retains register and SRAM state, but no clocks, and allows wakeup only from I/O pins. [Figure 6-5](#) illustrates the allowable transitions between power modes. Sleep and hibernate modes should not be entered until all VDDIO supplies are at valid voltage levels.

**Table 6-2. Power Modes**

Power Modes	Description	Entry Condition	Wakeup Source	Active Clocks	Regulator
Active	Primary mode of operation, all peripherals available (programmable)	Wakeup, reset, manual register entry	Any interrupt	Any (programmable)	All regulators available. Digital and analog regulators can be disabled if external regulation used.
Alternate Active	Similar to Active mode, and is typically configured to have fewer peripherals active to reduce power. One possible configuration is to use the UDBs for processing, with the CPU turned off	Manual register entry	Any interrupt	Any (programmable)	All regulators available. Digital and analog regulators can be disabled if external regulation used.
Sleep	All subsystems automatically disabled	Manual register entry	Comparator, PICU, I <sup>2</sup> C, RTC, CTW, LVD	ILO/kHzECO	Both digital and analog regulators buzzed. Digital and analog regulators can be disabled if external regulation used.
Hibernate	All subsystems automatically disabled Lowest power consuming mode with all peripherals and internal regulators disabled, except hibernate regulator is enabled Configuration and memory contents retained	Manual register entry	PICU		Only hibernate regulator active.


**Table 6-3. Power Modes Wakeup Time and Power Consumption**

Sleep Modes	Wakeup Time	Current (typ)	Code Execution	Digital Resources	Analog Resources	Clock Sources Available	Wakeup Sources	Reset Sources
Active	–	1.2 mA <sup>[11]</sup>	Yes	All	All	All	–	All
Alternate Active	–	–	User defined	All	All	All	–	All
Sleep	<15 μs	1 μA	No	I <sup>2</sup> C	Comparator	ILO/kHzECO	Comparator, PICU, I <sup>2</sup> C, RTC, CTW, LVD	XRES, LVD, WDR
Hibernate	<100 μs	200 nA	No	None	None	None	PICU	XRES

**Note**

11. Bus clock off. Execute from cache at 6 MHz. See [Table 11-2](#) on page 68.

**Figure 6-5. Power Mode Transitions**



### 6.2.1.1 Active Mode

Active mode is the primary operating mode of the device. When in active mode, the active configuration template bits control which available resources are enabled or disabled. When a resource is disabled, the digital clocks are gated, analog bias currents are disabled, and leakage currents are reduced as appropriate. User firmware can dynamically control subsystem power by setting and clearing bits in the active configuration template. The CPU can disable itself, in which case the CPU is automatically reenabled at the next wakeup event.

When a wakeup event occurs, the global mode is always returned to active, and the CPU is automatically enabled, regardless of its template settings. Active mode is the default global power mode upon boot.

### 6.2.1.2 Alternate Active Mode

Alternate Active mode is very similar to Active mode. In alternate active mode, fewer subsystems are enabled, to reduce power consumption. One possible configuration is to turn off the CPU and flash, and run peripherals at full speed.

### 6.2.1.3 Sleep Mode

Sleep mode reduces power consumption when a resume time of 15  $\mu$ s is acceptable. The wake time is used to ensure that the regulator outputs are stable enough to directly enter active mode.

### 6.2.1.4 Hibernate Mode

In hibernate mode nearly all of the internal functions are disabled. Internal voltages are reduced to the minimal level to keep vital systems alive. Configuration state is preserved in hibernate mode and SRAM memory is retained. GPIOs configured as digital outputs maintain their previous values and external GPIO pin interrupt settings are preserved. The device can only return from hibernate mode in response to an external I/O interrupt. The resume time from hibernate mode is less than 100  $\mu$ s.

To achieve an extremely low current, the hibernate regulator has limited capacity. This limits the frequency of any signal present on the input pins - no GPIO should toggle at a rate greater than 10 kHz while in hibernate mode. If pins must be toggled at a high rate while in a low power mode, use sleep mode instead.

### 6.2.1.5 Wakeup Events

Wakeup events are configurable and can come from an interrupt or device reset. A wakeup event restores the system to active mode. Firmware enabled interrupt sources include internally generated interrupts, power supervisor, central timewheel, and I/O interrupts. Internal interrupt sources can come from a variety of peripherals, such as analog comparators and UDBs. The central timewheel provides periodic interrupts to allow the system to wake up, poll peripherals, or perform real-time functions. Reset event sources include the external reset I/O pin (XRES), WDT, and Precision Reset (PRES).

### 6.2.2 Boost Converter


Applications that use a supply voltage of less than 1.71 V, such as solar panels or single cell battery supplies, may use the on-chip boost converter to generate a minimum of 1.8 V supply voltage. The boost converter may also be used in any system that requires a higher operating voltage than the supply provides such as driving 5.0 V LCD glass in a 3.3 V system. With the addition of an inductor, Schottky diode, and capacitors, it produces a selectable output voltage sourcing enough current to operate the PSoC and other on-board components.

The boost converter accepts an input voltage  $V_{BAT}$  from 0.5 V to 3.6 V, and can start up with  $V_{BAT}$  as low as 0.5 V. The converter provides a user configurable output voltage of 1.8 to 5.0 V ( $V_{OUT}$ ) in 100 mV increments.  $V_{BAT}$  is typically less than  $V_{OUT}$ ; if  $V_{BAT}$  is greater than or equal to  $V_{OUT}$ , then  $V_{OUT}$  will be slightly less than  $V_{BAT}$  due to resistive losses in the boost converter. The block can deliver up to 50 mA ( $I_{BOOST}$ ) depending on configuration to both the PSoC device and external components. The sum of all current sinks in the design including the PSoC device, PSoC I/O pin loads, and external component loads must be less than the  $I_{BOOST}$  specified maximum current.

Four pins are associated with the boost converter: VBAT, VSSB, VBOOST, and IND. The boosted output voltage is sensed at the VBOOST pin and must be connected directly to the chip's supply inputs, VDDA, VDDD, and VDDIO, if used to power the PSoC device.

The boost converter requires four components in addition to those required in a non-boost design, as shown in Figure 6-6 on page 35. A 22- $\mu$ F capacitor (CBAT) is required close to the VBAT pin to provide local bulk storage of the battery voltage and provide regulator stability. A diode between the battery and VBAT pin should not be used for reverse polarity protection because the diodes forward voltage drop reduces the  $V_{BAT}$  voltage. Between the VBAT and IND pins, an inductor of 4.7  $\mu$ H, 10  $\mu$ H, or 22  $\mu$ H is required. The inductor value can be optimized to increase the boost converter efficiency based on input voltage, output voltage, temperature, and current. Inductor size is determined by following the design guidance in this section and the electrical specifications. The inductor must be placed within 1 cm of the VBAT and IND pins and have a minimum saturation current of 750 mA. Between the IND and VBOOST pins, place a Schottky diode within 1 cm of the pins. This diode shall have a forward current rating of at least 1.0 A and a reverse voltage of at least 20 V. Connect a 22- $\mu$ F bulk capacitor (CBOOST) close to VBOOST to provide regulator output stability. It is important to sum the total capacitance connected to the VBOOST pin and ensure the maximum CBOOST specification is not exceeded. All capacitors must be rated for a minimum of 10 V to minimize capacitive losses due to voltage de-rating.


Figure 6-6. Application of Boost Converter powering PSoC device



The boost converter may also generate a supply that is not used directly by the PSoC device. An example of this use case is boosting a 1.8 V supply to 4.0 V to drive a white LED. If the boost converter is not supplying the PSoC devices V<sub>DDA</sub>, V<sub>DDD</sub>, and V<sub>DDIO</sub> it must comply with the same design rules as supplying

the PSoC device, but with a change to the bulk capacitor requirements. A parallel arrangement 22 µF, 1.0 µF, and 0.1 µF capacitors are all required on the V<sub>out</sub> supply and must be placed within 1 cm of the V<sub>BOOST</sub> pin to ensure regulator stability.

Figure 6-7. Application of Boost Converter not powering PSoC device



The switching frequency is set to 400 kHz using an oscillator integrated into the boost converter. The boost converter can be operated in two different modes: active and standby. Active mode is the normal mode of operation where the boost regulator

actively generates a regulated output voltage. In standby mode, most boost functions are disabled, thus reducing power consumption of the boost circuit. Only minimal power is provided, typically < 5 µA to power the PSoC device in Sleep mode. The

boost typically draws 250  $\mu$ A in active mode and 25  $\mu$ A in standby mode. The boost operating modes must be used in conjunction with chip power modes to minimize total power consumption. Table 6-4 lists the boost power modes available in different chip power modes.

**Table 6-4. Chip and Boost Power Modes Compatibility**

Chip Power Modes	Boost Power Modes
Chip-active or alternate active mode	Boost must be operated in its active mode.
Chip-sleep mode	Boost can be operated in either active or standby mode. In boost standby mode, the chip must wake up periodically for boost active-mode refresh.
Chip-hibernate mode	Boost can be operated in its active mode. However, it is recommended not to use the boost in chip hibernate mode due to the higher current consumption in boost active mode.

6.2.2.1 Boost Firmware Requirements

To ensure boost inrush current is within specification at startup, the **Enable Fast IMO During Startup** value must be unchecked in the PSoC Creator IDE. The **Enable Fast IMO During Startup** option is found in PSoC Creator in the design wide resources (cydwr) file **System** tab. Un-checking this option configures the device to run at 12 MHz vs 48 MHz during startup while configuring the device. The slower clock speed results in reduced current draw through the boost circuit.

6.2.2.2 Boost Design Process

Correct operation of the boost converter requires specific component values determined for each designs unique operating conditions. The  $C_{BAT}$  capacitor, Inductor, Schottky diode, and  $C_{BOOST}$  capacitor components are required with the values specified in the electrical specifications, Table 11-7 on page 74. The only variable component value is the inductor  $L_{BOOST}$  which is primarily sized for correct operation of the boost across operating conditions and secondarily for efficiency. Additional operating region constraints exist for  $V_{OUT}$ ,  $V_{BAT}$ ,  $I_{OUT}$ , and  $T_A$ .

The following steps must be followed to determine boost converter operating parameters and  $L_{BOOST}$  value.

1. Choose desired  $V_{BAT}$ ,  $V_{OUT}$ ,  $T_A$ , and  $I_{OUT}$  operating condition ranges for the application.
2. Determine if  $V_{BAT}$  and  $V_{OUT}$  ranges fit the boost operating range based on the  **$T_A$  range over  $V_{BAT}$  and  $V_{OUT}$**  chart, Figure 11-8 on page 74. If the operating ranges are not met, modify the operating conditions or use an external boost regulator.
3. Determine if the desired ambient temperature ( $T_A$ ) range fits the ambient temperature operating range based on the  **$T_A$  range over  $V_{BAT}$  and  $V_{OUT}$**  chart, Figure 11-8 on page 74. If the temperature range is not met, modify the operating conditions and return to step 2, or use an external boost regulator.
4. Determine if the desired output current ( $I_{OUT}$ ) range fits the output current operating range based on the  **$I_{OUT}$  range over  $V_{BAT}$  and  $V_{OUT}$**  chart, Figure 11-9 on page 74. If the output

current range is not met, modify the operating conditions and return to step 2, or use an external boost regulator.


5. Find the allowed inductor values based on the  **$L_{BOOST}$  values over  $V_{BAT}$  and  $V_{OUT}$**  chart, Figure 11-10 on page 74.
6. Based on the allowed inductor values, inductor dimensions, inductor cost, boost efficiency, and  $V_{RIPPLE}$  choose the optimum inductor value for the system. Boost efficiency and  $V_{RIPPLE}$  typical values are provided in the **Efficiency vs  $V_{BAT}$  and  $V_{RIPPLE}$  vs  $V_{BAT}$**  charts, Figure 11-11 on page 75 through Figure 11-14 on page 75. In general, if high efficiency and low  $V_{RIPPLE}$  are most important, then the highest allowed inductor value should be used. If low inductor cost or small inductor size are most important, then one of the smaller allowed inductor values should be used. If the allowed inductor(s) efficiency,  $V_{RIPPLE}$ , cost or dimensions are not acceptable for the application than an external boost regulator should be used.

6.3 Reset

CY8C32 has multiple internal and external reset sources available. The reset sources are:

- Power source monitoring – The analog and digital power voltages, VDDA, VDDD, VCCA, and VCCD are monitored in several different modes during power up, active mode, and sleep mode (buzzing). If any of the voltages goes outside predetermined ranges then a reset is generated. The monitors are programmable to generate an interrupt to the processor under certain conditions before reaching the reset thresholds.
- External – The device can be reset from an external source by pulling the reset pin ( $\overline{XRES}$ ) low. The  $\overline{XRES}$  pin includes an internal pull-up to VDDIO1. VDDD, VDDA, and VDDIO1 must all have voltage applied before the part comes out of reset.
- Watchdog timer – A watchdog timer monitors the execution of instructions by the processor. If the watchdog timer is not reset by firmware within a certain period of time, the watchdog timer generates a reset.
- Software – The device can be reset under program control.

Figure 6-8. Resets



The term **device reset** indicates that the processor as well as analog and digital peripherals and registers are reset.

A reset status register shows some of the resets or power voltage monitoring interrupts. The program may examine this register to detect and report certain exception conditions. This register is cleared after a power-on reset. For details see the Technical Reference Manual.

### 6.3.1 Reset Sources

#### 6.3.1.1 Power Voltage Level Monitors

##### ■ IPOR – Initial Power-on Reset

At initial power on, IPOR monitors the power voltages VDDD, VDDA, VCCD, and VCCA. The trip level is not precise. It is set to approximately 1 volt, which is below the lowest specified operating voltage but high enough for the internal circuits to be reset and to hold their reset state. The monitor generates a reset pulse that is at least 150 ns wide. It may be much wider if one or more of the voltages ramps up slowly.

After boot, the IPOR circuit is disabled and voltage supervision is handed off to the precise low-voltage reset (PRES) circuit.

##### ■ PRES – Precise Low Voltage Reset

This circuit monitors the outputs of the analog and digital internal regulators after power up. The regulator outputs are compared to a precise reference voltage. The response to a PRES trip is identical to an IPOR reset.

In normal operating mode, the program cannot disable the digital PRES circuit. The analog regulator can be disabled, which also disables the analog portion of the PRES. The PRES circuit is disabled automatically during sleep and hibernate modes, with one exception: During sleep mode the regulators are periodically activated (buzzed) to provide supervisory services and to reduce wakeup time. At these times the PRES circuit is also buzzed to allow periodic voltage monitoring.

##### ■ ALVI, DLVI, AHVI – Analog/Digital Low Voltage Interrupt, Analog High Voltage Interrupt

Interrupt circuits are available to detect when VDDA and VDDD go outside a voltage range. For AHVI, VDDA is compared to a fixed trip level. For ALVI and DLVI, VDDA and VDDD are compared to trip levels that are programmable, as listed in [Table 6-5](#). ALVI and DLVI can also be configured to generate a device reset instead of an interrupt.

**Table 6-5. Analog/Digital Low Voltage Interrupt, Analog High Voltage Interrupt**

Interrupt	Supply	Normal Voltage Range	Available Trip Settings
DLVI	VDDD	1.71 V – 5.5 V	1.70 V – 5.45 V in 250 mV increments
ALVI	VDDA	1.71 V – 5.5 V	1.70 V – 5.45 V in 250 mV increments
AHVI	VDDA	1.71 V – 5.5 V	5.75 V

The monitors are disabled until after IPOR. During sleep mode these circuits are periodically activated (buzzed). If an interrupt occurs during buzzing then the system first enters its wake up sequence. The interrupt is then recognized and may be serviced.

The buzz frequency is adjustable, and should be set to be less than the minimum time that any voltage is expected to be out of range. For details on how to adjust the buzz frequency, see the TRM.

#### 6.3.1.2 Other Reset Sources

##### ■ XRES – External Reset

PSoC 3 has either a single GPIO pin that is configured as an external reset or a dedicated XRES pin. Either the dedicated XRES pin or the GPIO pin, if configured, holds the part in reset while held active (low). The response to an XRES is the same as to an IPOR reset.

After XRES has been deasserted, at least 10 μs must elapse before it can be reasserted.

The external reset is active low. It includes an internal pull-up resistor. XRES is active during sleep and hibernate modes.

##### ■ SRES – Software Reset

A reset can be commanded under program control by setting a bit in the software reset register. This is done either directly by the program or indirectly by DMA access. The response to a SRES is the same as after an IPOR reset.

Another register bit exists to disable this function.

##### ■ WRES – Watchdog Timer Reset

The watchdog reset detects when the software program is no longer being executed correctly. To indicate to the watchdog timer that it is running correctly, the program must periodically reset the timer. If the timer is not reset before a user-specified amount of time, then a reset is generated.

**Note** IPOR disables the watchdog function. The program must enable the watchdog function at an appropriate point in the code by setting a register bit. When this bit is set, it cannot be cleared again except by an IPOR power-on reset event.

## 6.4 I/O System and Routing

PSoC I/Os are extremely flexible. Every GPIO has analog and digital I/O capability. All I/Os have a large number of drive modes, which are set at POR. PSoC also provides up to four individual I/O voltage domains through the VDDIO pins.

There are two types of I/O pins on every device; those with USB provide a third type. Both GPIO and Special I/O (SIO) provide similar digital functionality. The primary differences are their analog capability and drive strength. Devices that include USB also provide two USBIO pins that support specific USB functionality as well as limited GPIO capability.

All I/O pins are available for use as digital inputs and outputs for both the CPU and digital peripherals. In addition, all I/O pins can generate an interrupt. The flexible and advanced capabilities of the PSoC I/O, combined with any signal to any pin routability, greatly simplify circuit design and board layout. All GPIO pins can be used for analog input, CapSense, and LCD segment drive, while SIO pins are used for voltages in excess of VDDA and for programmable output voltages.

##### ■ Features supported by both GPIO and SIO:

- User programmable port reset state
- Separate I/O supplies and voltages for up to four groups of I/O
- Digital peripherals use DSI to connect the pins

- Input or output or both for CPU and DMA
- Eight drive modes
- Every pin can be an interrupt source configured as rising edge, falling edge or both edges. If required, level sensitive interrupts are supported through the DSI
- Dedicated port interrupt vector for each port
- Slew rate controlled digital output drive mode
- Access port control and configuration registers on either port basis or pin basis
- Separate port read (PS) and write (DR) data registers to avoid read modify write errors
- Special functionality on a pin by pin basis
- Additional features only provided on the GPIO pins:
  - LCD segment drive on LCD equipped devices
  - CapSense
  - Analog input and output capability
  - Continuous 100  $\mu$ A clamp current capability
- Standard drive strength down to 1.7 V
- Additional features only provided on SIO pins:
  - Higher drive strength than GPIO
  - Hot swap capability (5 V tolerance at any operating  $V_{DD}$ )
  - Programmable and regulated high input and output drive levels down to 1.2 V
  - No analog input, CapSense, or LCD capability
  - Overvoltage tolerance up to 5.5 V
  - SIO can act as a general purpose analog comparator
- USBIO features:
  - Full speed USB 2.0 compliant I/O
  - Highest drive strength for general purpose use
  - Input, output, or both for CPU and DMA
  - Input, output, or both for digital peripherals
  - Digital output (CMOS) drive mode
  - Each pin can be an interrupt source configured as rising edge, falling edge, or both edges

Figure 6-9. GPIO Block Diagram






Figure 6-10. SIO Input/Output Block Diagram





Figure 6-11. USBIO Block Diagram



6.4.1 Drive Modes

Each GPIO and SIO pin is individually configurable into one of the eight drive modes listed in Table 6-6. Three configuration bits are used for each pin (DM[2:0]) and set in the PRTxDM[2:0] registers. Figure 6-12 depicts a simplified pin view based on each of the eight drive modes. Table 6-6 shows the I/O pin's drive state based on the port data register value or digital array signal if bypass mode is selected. Note that the actual I/O pin voltage is determined by a combination of the selected drive mode and the load at the pin. For example, if a GPIO pin is configured for resistive pull-up mode and driven high while the pin is floating, the voltage measured at the pin is a high logic state. If the same GPIO pin is externally tied to ground then the voltage unmeasured at the pin is a low logic state.

Figure 6-12. Drive Mode




Table 6-6. Drive Modes

Diagram	Drive Mode	PRTxDM2	PRTxDM1	PRTxDM0	PRTxDR = 1	PRTxDR = 0
0	High impedance analog	0	0	0	High Z	High Z
1	High Impedance digital	0	0	1	High Z	High Z
2	Resistive pull-up <sup>[12]</sup>	0	1	0	Res High (5K)	Strong Low
3	Resistive pull-down <sup>[12]</sup>	0	1	1	Strong High	Res Low (5K)
4	Open drain, drives low	1	0	0	High Z	Strong Low
5	Open drain, drive high	1	0	1	Strong High	High Z
6	Strong drive	1	1	0	Strong High	Strong Low
7	Resistive pull-up and pull-down <sup>[12]</sup>	1	1	1	Res High (5K)	Res Low (5K)

Note

<sup>12</sup>. Resistive pull-up and pull-down are not available with SIO in regulated output mode.

The USBIO pins (P15[7] and P15[6]), when enabled for I/O mode, have limited drive mode control. The drive mode is set using the PRT15.DM0[7, 6] register. A resistive pull option is also available at the USBIO pins, which can be enabled using the PRT15.DM1[7, 6] register. When enabled for USB mode, the drive mode control has no impact on the configuration of the USB pins. Unlike the GPIO and SIO configurations, the port wide configuration registers do not configure the USB drive mode bits. Table 6-7 shows the drive mode configuration for the USBIO pins.

**Table 6-7. USBIO Drive Modes (P15[7] and P15[6])**

PRT15.DM1[7,6] Pull up enable	PRT15.DM0[7,6] Drive Mode enable	PRT15.DR[7,6] = 1	PRT15.DR[7,6] = 0	Description
0	0	High Z	Strong Low	Open Drain, Strong Low
0	1	Strong High	Strong Low	Strong Outputs
1	0	Res High (5k)	Strong Low	Resistive Pull Up, Strong Low
1	1	Strong High	Strong Low	Strong Outputs

■ **High Impedance Analog**

The default reset state with both the output driver and digital input buffer turned off. This prevents any current from flowing in the I/O's digital input buffer due to a floating voltage. This state is recommended for pins that are floating or that support an analog voltage. High impedance analog pins do not provide digital input functionality.

To achieve the lowest chip current in sleep modes, all I/Os must either be configured to the high impedance analog mode, or have their pins driven to a power supply rail by the PSOC device or by external circuitry.

■ **High Impedance Digital**

The input buffer is enabled for digital signal input. This is the standard high impedance (HiZ) state recommended for digital inputs.

■ **Resistive pull-up or resistive pull-down**

Resistive pull-up or pull-down, respectively, provides a series resistance in one of the data states and strong drive in the other. Pins can be used for digital input and output in these modes. Interfacing to mechanical switches is a common application for these modes. Resistive pull-up and pull-down are not available with SIO in regulated output mode.

■ **Open Drain, Drives High and Open Drain, Drives Low**

Open drain modes provide high impedance in one of the data states and strong drive in the other. Pins can be used for digital input and output in these modes. A common application for these modes is driving the I<sup>2</sup>C bus signal lines.

■ **Strong Drive**

Provides a strong CMOS output drive in either high or low state. This is the standard output mode for pins. Strong Drive mode pins must not be used as inputs under normal circumstances. This mode is often used to drive digital output signals or external FETs.

■ **Resistive pull-up and pull-down**

Similar to the resistive pull-up and resistive pull-down modes except the pin is always in series with a resistor. The high data state is pull-up while the low data state is pull-down. This mode is most often used when other signals that may cause shorts can drive the bus. Resistive pull-up and pull-down are not available with SIO in regulated output mode.

**6.4.2 Pin Registers**

Registers to configure and interact with pins come in two forms that may be used interchangeably.

All I/O registers are available in the standard port form, where each bit of the register corresponds to one of the port pins. This register form is efficient for quickly reconfiguring multiple port pins at the same time.

I/O registers are also available in pin form, which combines the eight most commonly used port register bits into a single register for each pin. This enables very fast configuration changes to individual pins with a single register write.

**6.4.3 Bidirectional Mode**

High-speed bidirectional capability allows pins to provide both the high impedance digital drive mode for input signals and a second user selected drive mode such as strong drive (set using PRT×DM[2:0] registers) for output signals on the same pin, based on the state of an auxiliary control bus signal. The bidirectional capability is useful for processor busses and communications interfaces such as the SPI Slave MISO pin that requires dynamic hardware control of the output buffer.

The auxiliary control bus routes up to 16 UDB or digital peripheral generated output enable signals to one or more pins.

**6.4.4 Slew Rate Limited Mode**

GPIO and SIO pins have fast and slow output slew rate options for strong and open drain drive modes, not resistive drive modes. Because it results in reduced EMI, the slow edge rate option is recommended for signals that are not speed critical, generally less than 1 MHz. The fast slew rate is for signals between 1 MHz and 33 MHz. The slew rate is individually configurable for each pin, and is set by the PRT×SLW registers.

## 6.4.5 Pin Interrupts

All GPIO and SIO pins are able to generate interrupts to the system. All eight pins in each port interface to their own Port Interrupt Control Unit (PICU) and associated interrupt vector. Each pin of the port is independently configurable to detect rising edge, falling edge, both edge interrupts, or to not generate an interrupt.

Depending on the configured mode for each pin, each time an interrupt event occurs on a pin, its corresponding status bit of the interrupt status register is set to “1” and an interrupt request is sent to the interrupt controller. Each PICU has its own interrupt vector in the interrupt controller and the pin status register providing easy determination of the interrupt source down to the pin level.

Port pin interrupts remain active in all sleep modes allowing the PSoC device to wake from an externally generated interrupt.

While level sensitive interrupts are not directly supported; Universal Digital Blocks (UDB) provide this functionality to the system when needed.

## 6.4.6 Input Buffer Mode

GPIO and SIO input buffers can be configured at the port level for the default CMOS input thresholds or the optional LVTTTL input thresholds. All input buffers incorporate Schmitt triggers for input hysteresis. Additionally, individual pin input buffers can be disabled in any drive mode.

## 6.4.7 I/O Power Supplies

Up to four I/O pin power supplies are provided depending on the device and package. Each I/O supply must be less than or equal to the voltage on the chip’s analog (VDDA) pin. This feature allows users to provide different I/O voltage levels for different pins on the device. Refer to the specific device package pinout to determine VDDIO capability for a given port and pin.

The SIO port pins support an additional regulated high output capability, as described in [Adjustable Output Level](#).

## 6.4.8 Analog Connections

These connections apply only to GPIO pins. All GPIO pins may be used as analog inputs or outputs. The analog voltage present on the pin must not exceed the VDDIO supply voltage to which the GPIO belongs. Each GPIO may connect to one of the analog global busses or to one of the analog mux buses to connect any pin to any internal analog resource such as ADC or comparators. In addition, one select pin provides direct connection to the high current DAC.

## 6.4.9 CapSense

This section applies only to GPIO pins. All GPIO pins may be used to create CapSense buttons and sliders. See the “[CapSense](#)” section on page 61 for more information.

## 6.4.10 LCD Segment Drive

This section applies only to GPIO pins. All GPIO pins may be used to generate Segment and Common drive signals for direct glass drive of LCD glass. See the “[LCD Direct Drive](#)” section on page 60 for details.

## 6.4.11 Adjustable Output Level

This section applies only to SIO pins. SIO port pins support the ability to provide a regulated high output level for interface to external signals that are lower in voltage than the SIO’s respective VDDIO. SIO pins are individually configurable to output either the standard VDDIO level or the regulated output, which is based on an internally generated reference. Typically the voltage DAC (VDAC) is used to generate the reference (see [Figure 6-13](#)). The “[DAC](#)” section on page 61 has more details on VDAC use and reference routing to the SIO pins. Resistive pull-up and pull-down drive modes are not available with SIO in regulated output mode.


## 6.4.12 Adjustable Input Level

This section applies only to SIO pins. SIO pins by default support the standard CMOS and LVTTTL input levels but also support a differential mode with programmable levels. SIO pins are grouped into pairs. Each pair shares a reference generator block which, is used to set the digital input buffer reference level for interface to external signals that differ in voltage from VDDIO. The reference sets the pins voltage threshold for a high logic level (see [Figure 6-13](#)). Available input thresholds are:

- $0.5 \times VDDIO$
- $0.4 \times VDDIO$
- $0.5 \times VREF$
- $VREF$

Typically the voltage DAC (VDAC) generates the  $V_{REF}$  reference. The “[DAC](#)” section on page 61 has more details on VDAC use and reference routing to the SIO pins.

**Figure 6-13. SIO Reference for Input and Output**



#### 6.4.13 SIO as Comparator

This section applies only to SIO pins. The adjustable input level feature of the SIOs as explained in the [Adjustable Input Level](#) section can be used to construct a comparator. The threshold for the comparator is provided by the SIO's reference generator. The reference generator has the option to set the analog signal routed through the analog global line as threshold for the comparator. Note that a pair of SIO pins share the same threshold.

The digital input path in [Figure 6-10](#) on page 40 illustrates this functionality. In the figure, 'Reference level' is the analog signal routed through the analog global. The hysteresis feature can also be enabled for the input buffer of the SIO, which increases noise immunity for the comparator.

#### 6.4.14 Hot Swap

This section applies only to SIO pins. SIO pins support 'hot swap' capability to plug into an application without loading the signals that are connected to the SIO pins even when no power is applied to the PSoC device. This allows the unpowered PSoC to maintain a high impedance load to the external device while also preventing the PSoC from being powered through a SIO pin's protection diode.

Powering the device up or down while connected to an operational I<sup>2</sup>C bus may cause transient states on the SIO pins. The overall I<sup>2</sup>C bus design should take this into account.

#### 6.4.15 Over Voltage Tolerance

All I/O pins provide an over voltage tolerance feature at any operating VDD.

- There are no current limitations for the SIO pins as they present a high impedance load to the external circuit where  $V_{DDIO} < V_{IN} \leq 5.5 \text{ V}$ .
- The GPIO pins must be limited to 100  $\mu\text{A}$  using a current limiting resistor. GPIO pins clamp the pin voltage to approximately one diode above the VDDIO supply where  $V_{DDIO} < V_{IN} < V_{DDA}$ .
- In case of a GPIO pin configured for analog input/output, the analog voltage on the pin must not exceed the VDDIO supply voltage to which the GPIO belongs.

A common application for this feature is connection to a bus such as I<sup>2</sup>C where different devices are running from different supply voltages. In the I<sup>2</sup>C case, the PSoC chip is configured into the Open Drain, Drives Low mode for the SIO pin. This allows an external pull-up to pull the I<sup>2</sup>C bus voltage above the PSoC pin supply. For example, the PSoC chip could operate at 1.8 V, and an external device could run from 5 V. Note that the SIO pin's  $V_{IH}$  and  $V_{IL}$  levels are determined by the associated  $V_{DDIO}$  supply pin.

The SIO pin must be in one of the following modes: 0 (high impedance analog), 1 (high impedance digital), or 4 (open drain drives low). See [Figure 6-12](#) for details. Absolute maximum ratings for the device must be observed for all I/O pins.

#### 6.4.16 Reset Configuration

While reset is active all I/Os are reset to and held in the High Impedance Analog state. After reset is released, the state can be reprogrammed on a port-by-port basis to pull-down or pull-up. To ensure correct reset operation, the port reset configuration data is stored in special nonvolatile registers. The stored reset data is automatically transferred to the port reset configuration registers at reset release.

#### 6.4.17 Low-Power Functionality

In all low-power modes the I/O pins retain their state until the part is awakened and changed or reset. To awaken the part, use a pin interrupt, because the port interrupt logic continues to function in all low-power modes.

#### 6.4.18 Special Pin Functionality

Some pins on the device include additional special functionality in addition to their GPIO or SIO functionality. The specific special function pins are listed in [Pinouts](#) on page 6. The special features are:

- Digital
  - 4- to 25- MHz crystal oscillator
  - 32.768-kHz crystal oscillator
  - Wake from sleep on I<sup>2</sup>C address match. Any pin can be used for I<sup>2</sup>C if wake from sleep is not required.
  - JTAG interface pins
  - SWD interface pins
  - SWV interface pins
  - External reset
- Analog
  - High current IDAC output
  - External reference inputs

#### 6.4.19 JTAG Boundary Scan

The device supports standard JTAG boundary scan chains on all I/O pins for board level test.

## 7. Digital Subsystem


The digital programmable system creates application specific combinations of both standard and advanced digital peripherals and custom logic functions. These peripherals and logic are then interconnected to each other and to any pin on the device, providing a high level of design flexibility and IP security.

The features of the digital programmable system are outlined here to provide an overview of capabilities and architecture. You do not need to interact directly with the programmable digital system at the hardware and register level. PSoC Creator provides a high level schematic capture graphical interface to automatically place and route resources similar to PLDs.

The main components of the digital programmable system are:

- **Universal Digital Blocks (UDB)** – These form the core functionality of the digital programmable system. UDBs are a collection of uncommitted logic (PLD) and structural logic (Datapath) optimized to create all common embedded peripherals and customized functionality that are application or design specific.
- **Universal Digital Block Array** – UDB blocks are arrayed within a matrix of programmable interconnect. The UDB array structure is homogeneous and allows for flexible mapping of digital functions onto the array. The array supports extensive and flexible routing interconnects between UDBs and the Digital System Interconnect.
- **Digital System Interconnect (DSI)** – Digital signals from Universal Digital Blocks (UDBs), fixed function peripherals, I/O pins, interrupts, DMA, and other system core signals are attached to the Digital System Interconnect to implement full featured device connectivity. The DSI allows any digital function to any pin or other feature routability when used with the Universal Digital Block Array.

**Figure 7-1. CY8C32 Digital Programmable Architecture**



### 7.1 Example Peripherals

The flexibility of the CY8C32 family's Universal Digital Blocks (UDBs) and Analog Blocks allow the user to create a wide range of components (peripherals). The most common peripherals were built and characterized by Cypress and are shown in the PSoC Creator component catalog, however, users may also create their own custom components using PSoC Creator. Using PSoC Creator, users may also create their own components for reuse within their organization, for example sensor interfaces, proprietary algorithms, and display interfaces.

The number of components available through PSoC Creator is too numerous to list in the datasheet, and the list is always growing. An example of a component available for use in CY8C32 family, but, not explicitly called out in this datasheet is the UART component.

#### 7.1.1 Example Digital Components

The following is a sample of the digital components available in PSoC Creator for the CY8C32 family. The exact amount of hardware resources (UDBs, routing, RAM, flash) used by a component varies with the features selected in PSoC Creator for the component.

- **Communications**
  - I<sup>2</sup>C
  - UART
  - SPI
- **Functions**
  - EMIF
  - PWMs
  - Timers
  - Counters
- **Logic**
  - NOT
  - OR
  - XOR
  - AND

#### 7.1.2 Example Analog Components

The following is a sample of the analog components available in PSoC Creator for the CY8C32 family. The exact amount of hardware resources (routing, RAM, flash) used by a component varies with the features selected in PSoC Creator for the component.

- **ADC**
  - Delta-sigma
- **DACs**
  - Current
  - Voltage
  - PWM
- **Comparators**

#### 7.1.3 Example System Function Components

The following is a sample of the system function components available in PSoC Creator for the CY8C32 family. The exact amount of hardware resources (UDBs, routing, RAM, flash) used by a component varies with the features selected in PSoC Creator for the component.

- CapSense
- LCD Drive
- LCD Control

### 7.1.4 Designing with PSoC Creator

#### 7.1.4.1 More Than a Typical IDE

A successful design tool allows for the rapid development and deployment of both simple and complex designs. It reduces or eliminates any learning curve. It makes the integration of a new design into the production stream straightforward.

PSoC Creator is that design tool.

PSoC Creator is a full featured Integrated Development Environment (IDE) for hardware and software design. It is optimized specifically for PSoC devices and combines a modern, powerful software development platform with a sophisticated graphical design tool. This unique combination of tools makes PSoC Creator the most flexible embedded design platform available.

Graphical design entry simplifies the task of configuring a particular part. You can select the required functionality from an extensive catalog of components and place it in your design. All components are parameterized and have an editor dialog that allows you to tailor functionality to your needs.

PSoC Creator automatically configures clocks and routes the I/O to the selected pins and then generates APIs to give the application complete control over the hardware. Changing the PSoC device configuration is as simple as adding a new component, setting its parameters, and rebuilding the project.

At any stage of development you are free to change the hardware configuration and even the target processor. To retarget your application (hardware and software) to new devices, even from 8- to 32-bit families, just select the new device and rebuild.

You also have the ability to change the C compiler and evaluate an alternative. Components are designed for portability and are validated against all devices, from all families, and against all supported tool chains. Switching compilers is as easy as editing the from the project options and rebuilding the application with no errors from the generated APIs or boot code.

#### 7.1.4.2 Component Catalog

The component catalog is a repository of reusable design elements that select device functionality and customize your PSoC device. It is populated with an impressive selection of content; from simple primitives such as logic gates and device registers, through the digital timers, counters and PWMs, plus

analog components such as ADC and DAC, and communication protocols, such as I<sup>2</sup>C, and USB. See [Example Peripherals](#) on page 45 for more details about available peripherals. All content is fully characterized and carefully documented in datasheets with code examples, AC/DC specifications, and user code ready APIs.

#### 7.1.4.3 Design Reuse

The symbol editor gives you the ability to develop reusable components that can significantly reduce future design time. Just draw a symbol and associate that symbol with your proven design. PSoC Creator allows for the placement of the new symbol anywhere in the component catalog along with the content provided by Cypress. You can then reuse your content as many times as you want, and in any number of projects, without ever having to revisit the details of the implementation.

#### 7.1.4.4 Software Development

Anchoring the tool is a modern, highly customizable user interface. It includes project management and integrated editors for C and assembler source code, as well the design entry tools.

Project build control leverages compiler technology from top commercial vendors such as ARM<sup>®</sup> Limited, Keil<sup>™</sup>, and CodeSourcery (GNU). Free versions of Keil C51 and GNU C Compiler (GCC) for ARM, with no restrictions on code size or end product distribution, are included with the tool distribution. Upgrading to more optimizing compilers is a snap with support for the professional Keil C51 product and ARM RealView<sup>™</sup> compiler.

#### 7.1.4.5 Nonintrusive Debugging

With JTAG (4-wire) and SWD (2-wire) debug connectivity available on all devices, the PSoC Creator debugger offers full control over the target device with minimum intrusion. Breakpoints and code execution commands are all readily available from toolbar buttons and an impressive lineup of windows—register, locals, watch, call stack, memory and peripherals—make for an unparalleled level of visibility into the system.


PSoC Creator contains all the tools necessary to complete a design, and then to maintain and extend that design for years to come. All steps of the design flow are carefully integrated and optimized for ease-of-use and to maximize productivity.

### 7.2 Universal Digital Block

The Universal Digital Block (UDB) represents an evolutionary step to the next generation of PSoC embedded digital peripheral functionality. The architecture in first generation PSoC digital blocks provides coarse programmability in which a few fixed functions with a small number of options are available. The new UDB architecture is the optimal balance between configuration granularity and efficient implementation. A cornerstone of this approach is to provide the ability to customize the devices digital operation to match application requirements.

To achieve this, UDBs consist of a combination of uncommitted logic (PLD), structured logic (Datapath), and a flexible routing scheme to provide interconnect between these elements, I/O connections, and other peripherals. UDB functionality ranges from simple self contained functions that are implemented in one UDB, or even a portion of a UDB (unused resources are available for other functions), to more complex functions that require multiple UDBs. Examples of basic functions are timers, counters, CRC generators, PWMs, dead band generators, and communications functions, such as UARTs, SPI, and I<sup>2</sup>C. Also, the PLD blocks and connectivity provide full featured general purpose programmable logic within the limits of the available resources.

Figure 7-2. UDB Block Diagram



The main component blocks of the UDB are:


- **PLD blocks** – There are two small PLDs per UDB. These blocks take inputs from the routing array and form registered or combinational sum-of-products logic. PLDs are used to implement state machines, state bits, and combinational logic equations. PLD configuration is automatically generated from graphical primitives.
- **Datapath Module** – This 8-bit wide datapath contains structured logic to implement a dynamically configurable ALU, a variety of compare configurations and condition generation. This block also contains input/output FIFOs, which are the primary parallel data interface between the CPU/DMA system and the UDB.

- **Status and Control Module** – The primary role of this block is to provide a way for CPU firmware to interact and synchronize with UDB operation.
- **Clock and Reset Module** – This block provides the UDB clocks and reset selection and control.

#### 7.2.1 PLD Module

The primary purpose of the PLD blocks is to implement logic expressions, state machines, sequencers, lookup tables, and decoders. In the simplest use model, consider the PLD blocks as a standalone resource onto which general purpose RTL is synthesized and mapped. The more common and efficient use model is to create digital functions from a combination of PLD and datapath blocks, where the PLD implements only the random logic and state portion of the function while the datapath (ALU) implements the more structured elements.

Figure 7-3. PLD 12C4 Structure




One 12C4 PLD block is shown in Figure 7-3. This PLD has 12 inputs, which feed across eight product terms. Each product term (AND function) can be from 1 to 12 inputs wide, and in a given product term, the true (T) or complement (C) of each input can be selected. The product terms are summed (OR function) to create the PLD outputs. A sum can be from 1 to 8 product terms wide. The 'C' in 12C4 indicates that the width of the OR gate (in this case 8) is constant across all outputs (rather than variable as in a 22V10 device). This PLA like structure gives maximum flexibility and insures that all inputs and outputs are permutable for ease of allocation by the software tools. There are two 12C4 PLDs in each UDB.



7.2.2 Datapath Module

The datapath contains an 8-bit single cycle ALU, with associated compare and condition generation logic. This datapath block is optimized to implement embedded functions, such as timers, counters, integrators, PWMs, PRS, CRC, shifters and dead band generators and many others.

Figure 7-4. Datapath Top Level



7.2.2.1 Working Registers

The datapath contains six primary working registers, which are accessed by CPU firmware or DMA during normal operation.

Table 7-1. Working Datapath Registers

Name	Function	Description
A0 and A1	Accumulators	These are sources and sinks for the ALU and also sources for the compares.
D0 and D1	Data Registers	These are sources for the ALU and sources for the compares.
F0 and F1	FIFOs	These are the primary interface to the system bus. They can be a data source for the data registers and accumulators or they can capture data from the accumulators or ALU. Each FIFO is four bytes deep.

7.2.2.2 Dynamic Configuration RAM

Dynamic configuration is the ability to change the datapath function and internal configuration on a cycle-by-cycle basis, under sequencer control. This is implemented using the 8-word × 16-bit configuration RAM, which stores eight unique 16-bit wide configurations. The address input to this RAM controls the sequence, and can be routed from any block connected to the UDB routing matrix, most typically PLD logic, I/O pins, or from the outputs of this or other datapath blocks.

ALU

The ALU performs eight general purpose functions. They are:

- Increment
- Decrement
- Add
- Subtract
- Logical AND
- Logical OR
- Logical XOR
- Pass, used to pass a value through the ALU to the shift register, mask, or another UDB register

Independent of the ALU operation, these functions are available:

- Shift left
- Shift right
- Nibble swap
- Bitwise OR mask

### 7.2.2.3 Conditionals

Each datapath has two compares, with bit masking options. Compare operands include the two accumulators and the two data registers in a variety of configurations. Other conditions include zero detect, all ones detect, and overflow. These conditions are the primary datapath outputs, a selection of which can be driven out to the UDB routing matrix. Conditional computation can use the built in chaining to neighboring UDBs to operate on wider data widths without the need to use routing resources.

### 7.2.2.4 Variable MSB

The most significant bit of an arithmetic and shift function can be programmatically specified. This supports variable width CRC and PRS functions, and in conjunction with ALU output masking, can implement arbitrary width timers, counters and shift blocks.


### 7.2.2.5 Built in CRC/PRS

The datapath has built in support for single cycle Cyclic Redundancy Check (CRC) computation and Pseudo Random Sequence (PRS) generation of arbitrary width and arbitrary polynomial. CRC/PRS functions longer than 8 bits may be implemented in conjunction with PLD logic, or built in chaining may be used to extend the function into neighboring UDBs.

### 7.2.2.6 Input/Output FIFOs

Each datapath contains two four-byte deep FIFOs, which can be independently configured as an input buffer (system bus writes to the FIFO, datapath internal reads the FIFO), or an output buffer (datapath internal writes to the FIFO, the system bus reads from the FIFO). The FIFOs generate status that are selectable as datapath outputs and can therefore be driven to the routing, to interact with sequencers, interrupts, or DMA.

**Figure 7-5. Example FIFO Configurations**



### 7.2.2.7 Chaining

The datapath can be configured to chain conditions and signals such as carries and shift data with neighboring datapaths to create higher precision arithmetic, shift, CRC/PRS functions.

### 7.2.2.8 Time Multiplexing

In applications that are over sampled, or do not need high clock rates, the single ALU block in the datapath can be efficiently shared with two sets of registers and condition generators. Carry and shift out data from the ALU are registered and can be selected as inputs in subsequent cycles. This provides support for 16-bit functions in one (8-bit) datapath.


### 7.2.2.9 Datapath I/O

There are six inputs and six outputs that connect the datapath to the routing matrix. Inputs from the routing provide the configuration for the datapath operation to perform in each cycle, and the serial data inputs. Inputs can be routed from other UDB blocks, other device peripherals, device I/O pins, and so on. The outputs to the routing can be selected from the generated conditions, and the serial data outputs. Outputs can be routed to other UDB blocks, device peripherals, interrupt and DMA controller, I/O pins, and so on.

### 7.2.3 Status and Control Module

The primary purpose of this circuitry is to coordinate CPU firmware interaction with internal UDB operation.

**Figure 7-6. Status and Control Registers**



The bits of the control register, which may be written to by the system bus, are used to drive into the routing matrix, and thus provide firmware with the opportunity to control the state of UDB processing. The status register is read-only and it allows internal UDB state to be read out onto the system bus directly from internal routing. This allows firmware to monitor the state of UDB processing. Each bit of these registers has programmable connections to the routing matrix and routing connections are made depending on the requirements of the application.

### 7.2.3.1 Usage Examples

As an example of control input, a bit in the control register can be allocated as a function enable bit. There are multiple ways to enable a function. In one method the control bit output would be routed to the clock control block in one or more UDBs and serve as a clock enable for the selected UDB blocks. A status example is a case where a PLD or datapath block generated a condition, such as a “compare true” condition that is captured and latched by the status register and then read (and cleared) by CPU firmware.


7.2.3.2 Clock Generation

Each subcomponent block of a UDB including the two PLDs, the datapath, and Status and Control, has a clock selection and control block. This promotes a fine granularity with respect to allocating clocking resources to UDB component blocks and allows unused UDB resources to be used by other functions for maximum system efficiency.

7.3 UDB Array Description

Figure 7-7 shows an example of a 16 UDB array. In addition to the array core, there are DSI routing interfaces at the top and bottom of the array. Other interfaces that are not explicitly shown include the system interfaces for bus and clock distribution. The UDB array includes multiple horizontal and vertical routing channels each comprised of 96 wires. The wire connections to UDBs, at horizontal/vertical intersection and at the DSI interface are highly permutable providing efficient automatic routing in PSoC Creator. Additionally the routing allows wire by wire segmentation along the vertical and horizontal routing to further increase routing flexibility and capability.

Figure 7-7. Digital System Interface Structure




7.3.1 UDB Array Programmable Resources

Figure 7-8 shows an example of how functions are mapped into a bank of 16 UDBs. The primary programmable resources of the UDB are two PLDs, one datapath and one status/control register. These resources are allocated independently, because they have independently selectable clocks, and therefore unused blocks are allocated to other unrelated functions.

An example of this is the 8-bit Timer in the upper left corner of the array. This function only requires one datapath in the UDB, and therefore the PLD resources may be allocated to another function. A function such as a Quadrature Decoder may require more PLD logic than one UDB can supply and in this case can utilize the unused PLD blocks in the 8-bit Timer UDB. Programmable resources in the UDB array are generally homogeneous so functions can be mapped to arbitrary boundaries in the array.

Figure 7-8. Function Mapping Example in a Bank of UDBs



7.4 DSI Routing Interface Description


The DSI routing interface is a continuation of the horizontal and vertical routing channels at the top and bottom of the UDB array core. It provides general purpose programmable routing between device peripherals, including UDBs, I/Os, analog peripherals, interrupts, DMA and fixed function peripherals.

Figure 7-9 illustrates the concept of the digital system interconnect, which connects the UDB array routing matrix with other device peripherals. Any digital core or fixed function peripheral that needs programmable routing is connected to this interface.

Signals in this category include:


- Interrupt requests from all digital peripherals in the system.
- DMA requests from all digital peripherals in the system.
- Digital peripheral data signals that need flexible routing to I/Os.
- Digital peripheral data signals that need connections to UDBs.
- Connections to the interrupt and DMA controllers.
- Connection to I/O pins.
- Connection to analog system digital signals.

Figure 7-9. Digital System Interconnect



Interrupt and DMA routing is very flexible in the CY8C32 programmable architecture. In addition to the numerous fixed function peripherals that can generate interrupt requests, any data signal in the UDB array routing can also be used to generate a request. A single peripheral may generate multiple independent interrupt requests simplifying system and firmware design. Figure 7-10 shows the structure of the IDMUX (Interrupt/DMA Multiplexer).

Figure 7-10. Interrupt and DMA Processing in the IDMUX



7.4.1 I/O Port Routing

There are a total of 20 DSI routes to a typical 8-bit I/O port, 16 for data and four for drive strength control.

When an I/O pin is connected to the routing, there are two primary connections available, an input and an output. In

conjunction with drive strength control, this can implement a bidirectional I/O pin. A data output signal has the option to be single synchronized (pipelined) and a data input signal has the option to be double synchronized. The synchronization clock is the master clock (see Figure 6-1). Normally all inputs from pins are synchronized as this is required if the CPU interacts with the signal or any signal derived from it. Asynchronous inputs have rare uses. An example of this is a feed through of combinational PLD logic from input pins to output pins.

Figure 7-11. I/O Pin Synchronization Routing






Figure 7-12. I/O Pin Output Connectivity



There are four more DSI connections to a given I/O port to implement dynamic output enable control of pins. This connectivity gives a range of options, from fully ganged 8-bits controlled by one signal, to up to four individually controlled pins. The output enable signal is useful for creating tri-state bidirectional pins and buses.

Figure 7-13. I/O Pin Output Enable Connectivity




## 7.5 USB

PSoC includes a dedicated Full-Speed (12 Mbps) USB 2.0 transceiver supporting all four USB transfer types: control, interrupt, bulk, and isochronous. PSoC Creator provides full configuration support. USB interfaces to hosts through two dedicated USBIO pins, which are detailed in the [“I/O System and Routing”](#) section on page 37.

USB includes the following features:

- Eight unidirectional data endpoints
- One bidirectional control endpoint 0 (EP0)
- Shared 512-byte buffer for the eight data endpoints
- Dedicated 8-byte buffer for EP0
- Three memory modes
  - Manual Memory Management with No DMA Access
  - Manual Memory Management with Manual DMA Access
  - Automatic Memory Management with Automatic DMA Access
- Internal 3.3 V regulator for transceiver
- Internal 48 MHz main oscillator mode that auto locks to USB bus clock, requiring no external crystal for USB (USB equipped parts only)
- Interrupts on bus and each endpoint event, with device wakeup
- USB Reset, Suspend, and Resume operations
- Bus powered and self powered modes

**Figure 7-14. USB**



## 7.6 Timers, Counters, and PWMs


The Timer/Counter/PWM peripheral is a 16-bit dedicated peripheral providing three of the most common embedded peripheral features. As almost all embedded systems use some combination of timers, counters, and PWMs. Four of them have been included on this PSoC device family. Additional and more advanced functionality timers, counters, and PWMs can also be instantiated in Universal Digital Blocks (UDBs) as required. PSoC Creator allows you to choose the timer, counter, and PWM features that they require. The tool set utilizes the most optimal resources available.

The Timer/Counter/PWM peripheral can select from multiple clock sources, with input and output signals connected through the DSI routing. DSI routing allows input and output connections to any device pin and any internal digital signal accessible through the DSI. Each of the four instances has a compare output, terminal count output (optional complementary compare output), and programmable interrupt request line. The Timer/Counter/PWMs are configurable as free running, one shot, or Enable input controlled. The peripheral has timer reset and capture inputs, and a kill input for control of the comparator outputs. The peripheral supports full 16-bit capture.

Timer/Counter/PWM features include:

- 16-bit Timer/Counter/PWM (down count only)
- Selectable clock source
- PWM comparator (configurable for LT, LTE, EQ, GTE, GT)
- Period reload on start, reset, and terminal count
- Interrupt on terminal count, compare true, or capture
- Dynamic counter reads
- Timer capture mode
- Count while enable signal is asserted mode
- Free run mode
- One Shot mode (stop at end of period)
- Complementary PWM outputs with deadband
- PWM output kill

**Figure 7-15. Timer/Counter/PWM**



### 7.7 I<sup>2</sup>C

PSoC includes a single fixed-function I<sup>2</sup>C peripheral. Additional I<sup>2</sup>C interfaces can be instantiated using Universal Digital Blocks (UDBs) in PSoC Creator, as required.

The I<sup>2</sup>C peripheral provides a synchronous two-wire interface designed to interface the PSoC device with a two-wire I<sup>2</sup>C serial communication bus. It is compatible<sup>[13]</sup> with I<sup>2</sup>C Standard-mode, Fast-mode, and Fast-mode Plus devices as defined in the NXP I<sup>2</sup>C-bus specification and user manual (UM10204). The I<sup>2</sup>C bus I/O may be implemented with GPIO or SIO in open-drain modes.

To eliminate the need for excessive CPU intervention and overhead, I<sup>2</sup>C specific support is provided for status detection and generation of framing bits. I<sup>2</sup>C operates as a slave, a master, or multimaster (Slave and Master)<sup>[14]</sup>. In slave mode, the unit always listens for a start condition to begin sending or receiving data. Master mode supplies the ability to generate the Start and Stop conditions and initiate transactions. Multimaster mode provides clock synchronization and arbitration to allow multiple masters on the same bus. If Master mode is enabled and Slave mode is not enabled, the block does not generate interrupts on externally generated Start conditions. I<sup>2</sup>C interfaces through the DSI routing and allows direct connections to any GPIO or SIO pins.


I<sup>2</sup>C provides hardware address detect of a 7-bit address without CPU intervention. Additionally the device can wake from low-power modes on a 7-bit hardware address match. If wakeup functionality is required, I<sup>2</sup>C pin connections are limited to one of two specific pairs of SIO pins. See descriptions of SCL and SDA pins in [Pin Descriptions](#) on page 12.

I<sup>2</sup>C features include:

- Slave and Master, Transmitter, and Receiver operation
- Byte processing for low CPU overhead
- Interrupt or polling CPU interface
- Support for bus speeds up to 1 Mbps
- 7 or 10-bit addressing (10-bit addressing requires firmware support)
- SMBus operation (through firmware support – SMBus supported in hardware in UDBs)
- 7-bit hardware address compare
- Wake from low-power modes on address match
- Glitch filtering (active and alternate-active modes only)

Data transfers follow the format shown in [Figure 7-16](#). After the START condition (S), a slave address is sent. This address is 7 bits long followed by an eighth bit which is a data direction bit (R/W) - a 'zero' indicates a transmission (WRITE), a 'one' indicates a request for data (READ). A data transfer is always terminated by a STOP condition (P) generated by the master.

Figure 7-16. I<sup>2</sup>C Complete Transfer Timing



#### 7.7.1 External Electrical Connections


As [Figure 7-17](#) shows, the I<sup>2</sup>C bus requires external pull-up resistors (R<sub>P</sub>). These resistors are primarily determined by the supply voltage, bus speed, and bus capacitance. For detailed

information on how to calculate the optimum pull-up resistor value for your design, we recommend using the UM10204 I<sup>2</sup>C-bus specification and user manual Rev 6, or newer, available from the NXP website at [www.nxp.com](http://www.nxp.com).

#### Notes

13. The I<sup>2</sup>C peripheral is non-compliant with the NXP I<sup>2</sup>C specification in the following areas: analog glitch filter, I/O VOL/IOL, I/O hysteresis. The I<sup>2</sup>C Block has a digital glitch filter (not available in sleep mode). The Fast-mode minimum fall-time specification can be met by setting the I/Os to slow speed mode. See the I/O Electrical Specifications in "Inputs and Outputs" section on page 76 for details.
14. Fixed-block I<sup>2</sup>C does not support undefined bus conditions, nor does it support Repeated Start in Slave mode. These conditions should be avoided, or the UDB-based I<sup>2</sup>C component should be used instead.

**Figure 7-17. Connection of Devices to the I<sup>2</sup>C Bus**



For most designs, the default values in [Table 7-2](#) will provide excellent performance without any calculations. The default values were chosen to use standard resistor values between the minimum and maximum limits. The values in [Table 7-2](#) work for designs with 1.8 V to 5.0V  $V_{DD}$ , less than 200-pF bus capacitance ( $C_B$ ), up to 25  $\mu$ A of total input leakage ( $I_{IL}$ ), up to 0.4 V output voltage level ( $V_{OL}$ ), and a max  $V_{IH}$  of  $0.7 * V_{DD}$ . Standard Mode and Fast Mode can use either GPIO or SIO PSoc pins. Fast Mode Plus requires use of SIO pins to meet the  $V_{OL}$  spec at 20 mA. Calculation of custom pull-up resistor values is required; if your design does not meet the default assumptions, you use series resistors (RS) to limit injected noise, or you need to maximize the resistor value for low power consumption.

**Table 7-2. Recommended default Pull-up Resistor Values**

	$R_p$	Units
<b>Standard Mode – 100 kbps</b>	4.7 k, 5%	$\Omega$
<b>Fast Mode – 400 kbps</b>	1.74 k, 1%	$\Omega$
<b>Fast Mode Plus – 1 Mbps</b>	620, 5%	$\Omega$

Calculation of the ideal pull-up resistor value involves finding a value between the limits set by three equations detailed in the NXP I<sup>2</sup>C specification. These equations are:

**Equation 1:**

$$R_{P_{MIN}} = (V_{DD}(max) - V_{OL}(max)) / (I_{OL}(min))$$

**Equation 2:**

$$R_{P_{MAX}} = T_R(max) / 0.8473 \times C_B(max)$$

**Equation 3:**

$$R_{P_{MAX}} = V_{DD}(min) - V_{IH}(min) + V_{NH}(min) / I_{IH}(max)$$

Equation parameters:

$V_{DD}$  = Nominal supply voltage for I<sup>2</sup>C bus

$V_{OL}$  = Maximum output low voltage of bus devices.

$I_{OL}$  = Low-level output current from I<sup>2</sup>C specification

$T_R$  = Rise Time of bus from I<sup>2</sup>C specification

$C_B$  = Capacitance of each bus line including pins and PCB traces

$V_{IH}$  = Minimum high-level input voltage of all bus devices

$V_{NH}$  = Minimum high-level input noise margin from I<sup>2</sup>C specification

$I_{IH}$  = Total input leakage current of all devices on the bus

The supply voltage ( $V_{DD}$ ) limits the minimum pull-up resistor value due to bus devices maximum low output voltage ( $V_{OL}$ ) specifications. Lower pull-up resistance increases current through the pins and can, therefore, exceed the spec conditions of  $V_{OL}$ . Equation 1 is derived using Ohm's law to determine the minimum resistance that will still meet the  $V_{OL}$  specification at 3 mA for standard and fast modes, and 20 mA for fast mode plus at the given  $V_{DD}$ .

Equation 2 determines the maximum pull-up resistance due to bus capacitance. Total bus capacitance is comprised of all pin, wire, and trace capacitance on the bus. The higher the bus capacitance, the lower the pull-up resistance required to meet the specified bus speeds rise time due to RC delays. Choosing a pull-up resistance higher than allowed can result in failing timing requirements resulting in communication errors. Most designs with five or less I<sup>2</sup>C devices and up to 20 centimeters of bus trace length have less than 100 pF of bus capacitance.

A secondary effect that limits the maximum pull-up resistor value is total bus leakage calculated in Equation 3. The primary source of leakage is I/O pins connected to the bus. If leakage is too high, the pull-ups will have difficulty maintaining an acceptable  $V_{IH}$  level causing communication errors. Most designs with five or less I<sup>2</sup>C devices on the bus have less than 10  $\mu$ A of total leakage current.


## 8. Analog Subsystem

The analog programmable system creates application specific combinations of both standard and advanced analog signal processing blocks. These blocks are then interconnected to each other and also to any pin on the device, providing a high level of design flexibility and IP security. The features of the analog subsystem are outlined here to provide an overview of capabilities and architecture.

- Flexible, configurable analog routing architecture provided by analog globals, analog mux bus, and analog local buses.

- High resolution delta-sigma ADC.
- One 8-bit DAC that provides either voltage or current output.
- Two comparators with optional connection to configurable LUT outputs.
- CapSense subsystem to enable capacitive touch sensing.
- Precision reference for generating an accurate analog voltage for internal analog blocks.

Figure 8-1. Analog Subsystem Block Diagram



The PSoC Creator software program provides a user friendly interface to configure the analog connections between the GPIO and various analog resources and connections from one analog resource to another. PSoC Creator also provides component libraries that allow you to configure the various analog blocks to perform application specific functions. The tool also generates API interface libraries that allow you to write firmware that allows the communication between the analog peripheral and CPU/Memory.



## 8.1 Analog Routing

The CY8C32 family of devices has a flexible analog routing architecture that provides the capability to connect GPIOs and different analog blocks, and also route signals between different analog blocks. One of the strong points of this flexible routing architecture is that it allows dynamic routing of input and output connections to the different analog blocks.

For information on how to make pin selections for optimal analog routing, refer to the application note, [AN58304 - PSoC<sup>®</sup> 3 and PSoC<sup>®</sup> 5 - Pin Selection for Analog Designs](#).


### 8.1.1 Features

- Flexible, configurable analog routing architecture
- 16 analog globals (AG) and two analog mux buses (AMUXBUS) to connect GPIOs and the analog blocks
- Each GPIO is connected to one analog global and one analog mux bus

- Eight analog local buses (abus) to route signals between the different analog blocks
- Multiplexers and switches for input and output selection of the analog blocks

### 8.1.2 Functional Description

Analog globals (AGs) and analog mux buses (AMUXBUS) provide analog connectivity between GPIOs and the various analog blocks. There are 16 AGs in the CY8C32 family. The analog routing architecture is divided into four quadrants as shown in [Figure 8-2](#). Each quadrant has four analog globals (AGL[0..3], AGL[4..7], AGR[0..3], AGR[4..7]). Each GPIO is connected to the corresponding AG through an analog switch. The analog mux bus is a shared routing resource that connects to every GPIO through an analog switch. There are two AMUXBUS routes in CY8C32, one in the left half (AMUXBUSL) and one in the right half (AMUXBUSR), as shown in [Figure 8-2](#).

**Figure 8-2. CY8C32 Analog Interconnect**


Analog local buses (abus) are routing resources located within the analog subsystem and are used to route signals between different analog blocks. There are eight abus routes in CY8C32, four in the left half (abusl [0:3]) and four in the right half (abusr [0:3]) as shown in Figure 8-2. Using the abus saves the analog globals and analog mux buses from being used for interconnecting the analog blocks.

Multiplexers and switches exist on the various buses to direct signals into and out of the analog blocks. A multiplexer can have only one connection on at a time, whereas a switch can have multiple connections on simultaneously. In Figure 8-2, multiplexers are indicated by grayed ovals and switches are indicated by transparent ovals.


## 8.2 Delta-sigma ADC

The CY8C32 device contains one delta-sigma ADC. This ADC offers differential input, high resolution and excellent linearity, making it a good ADC choice for measurement applications. The converter can be configured to output 12-bit resolution at data rates of up to 192 ksps. At a fixed clock rate, resolution can be traded for faster data rates as shown in Table 8-1 and Figure 8-3.

**Table 8-1. Delta-sigma ADC Performance**

Bits	Maximum Sample Rate (sps)	SINAD (dB)
12	192 k	66
8	384 k	43

**Figure 8-3. Delta-sigma ADC Sample Rates, Range = ±1.024 V**




### 8.2.1 Functional Description

The ADC connects and configures three basic components, input buffer, delta-sigma modulator, and decimator. The basic block diagram is shown in Figure 8-4. The signal from the input muxes is delivered to the delta-sigma modulator either directly or through the input buffer. The delta-sigma modulator performs the actual analog to digital conversion. The modulator over-samples

the input and generates a serial data stream output. This high speed data stream is not useful for most applications without some type of post processing, and so is passed to the decimator through the Analog Interface block. The decimator converts the high speed serial data stream into parallel ADC results. The modulator/decimator frequency response is  $[(\sin x)/x]^4$ .

**Figure 8-4. Delta-sigma ADC Block Diagram**



Resolution and sample rate are controlled by the Decimator. Data is pipelined in the decimator; the output is a function of the last four samples. When the input multiplexer is switched, the output data is not valid until after the fourth sample after the switch.

### 8.2.2 Operational Modes

The ADC can be configured by the user to operate in one of four modes: Single Sample, Multi Sample, Continuous, or Multi Sample (Turbo). All four modes are started by either a write to the start bit in a control register or an assertion of the Start of Conversion (SoC) signal. When the conversion is complete, a status bit is set and the output signal End of Conversion (EoC) asserts high and remains high until the value is read by either the DMA controller or the CPU.

#### 8.2.2.1 Single Sample

In Single Sample mode, the ADC performs one sample conversion on a trigger. In this mode, the ADC stays in standby state waiting for the SoC signal to be asserted. When SoC is signaled the ADC performs four successive conversions. The first three conversions prime the decimator. The ADC result is valid and available after the fourth conversion, at which time the EoC signal is generated. To detect the end of conversion, the system may poll a control register for status or configure the external EoC signal to generate an interrupt or invoke a DMA request. When the transfer is done the ADC reenters the standby state where it stays until another SoC event.

#### 8.2.2.2 Continuous

Continuous sample mode is used to take multiple successive samples of a single input signal. Multiplexing multiple inputs should not be done with this mode. There is a latency of three conversion times before the first conversion result is available. This is the time required to prime the decimator. After the first result, successive conversions are available at the selected sample rate.

#### 8.2.2.3 Multi Sample

Multi sample mode is similar to continuous mode except that the ADC is reset between samples. This mode is useful when the input is switched between multiple signals. The decimator is re-primed between each sample so that previous samples do not affect the current conversion. Upon completion of a sample, the

next sample is automatically initiated. The results can be transferred using either firmware polling, interrupt, or DMA.

More information on output formats is provided in the Technical Reference Manual.

8.2.3 Start of Conversion Input

The SoC signal is used to start an ADC conversion. A digital clock or UDB output can be used to drive this input. It can be used when the sampling period must be longer than the ADC conversion time or when the ADC must be synchronized to other hardware. This signal is optional and does not need to be connected if ADC is running in a continuous mode.

8.2.4 End of Conversion Output

The EoC signal goes high at the end of each ADC conversion. This signal may be used to trigger either an interrupt or DMA request.

8.3 Comparators


The CY8C32 family of devices contains two comparators in a device. Comparators have these features:

- Input offset factory trimmed to less than 5 mV
- Rail-to-rail common mode input range (VSSA to VDDA)
- Speed and power can be traded off by using one of three modes: fast, slow, or ultra low-power
- Comparator outputs can be routed to lookup tables to perform simple logic functions and then can also be routed to digital blocks
- The positive input of the comparators may be optionally passed through a low pass filter. Two filters are provided
- Comparator inputs can be connections to GPIO or DAC output

8.3.1 Input and Output Interface

The positive and negative inputs to the comparators come from the analog global buses, the analog mux line, the analog local bus and precision reference through multiplexers. The output from each comparator could be routed to any of the two input LUTs. The output of that LUT is routed to the UDB Digital System Interface.

Figure 8-5. Analog Comparator



### 8.3.2 LUT

The CY8C32 family of devices contains four LUTs. The LUT is a two input, one output lookup table that is driven by any one or two of the comparators in the chip. The output of any LUT is routed to the digital system interface of the UDB array. From the digital system interface of the UDB array, these signals can be connected to UDBs, DMA controller, I/O, or the interrupt controller.

The LUT control word written to a register sets the logic function on the output. The available LUT functions and the associated control word is shown in Table 8-2.

**Table 8-2. LUT Function vs. Program Word and Inputs**

Control Word	Output (A and B are LUT inputs)
0000b	FALSE ('0')
0001b	A AND B
0010b	A AND (NOT B)
0011b	A
0100b	(NOT A) AND B
0101b	B
0110b	A XOR B
0111b	A OR B
1000b	A NOR B
1001b	A XNOR B
1010b	NOT B
1011b	A OR (NOT B)
1100b	NOT A
1101b	(NOT A) OR B
1110b	A NAND B
1111b	TRUE ('1')

## 8.4 LCD Direct Drive

The PSoc Liquid Crystal Display (LCD) driver system is a highly configurable peripheral designed to allow PSoc to directly drive a broad range of LCD glass. All voltages are generated on chip, eliminating the need for external components. With a high multiplex ratio of up to 1/16, the CY8C32 family LCD driver system can drive a maximum of 736 segments. The PSoc LCD driver module was also designed with the conservative power budget of portable devices in mind, enabling different LCD drive modes and power down modes to conserve power.


PSoc Creator provides an LCD segment drive component. The component wizard provides easy and flexible configuration of LCD resources. You can specify pins for segments and commons along with other options. The software configures the device to meet the required specifications. This is possible because of the programmability inherent to PSoc devices.

Key features of the PSoc LCD segment system are:

- LCD panel direct driving
- Type A (standard) and Type B (low-power) waveform support
- Wide operating voltage range support (2 V to 5 V) for LCD panels

- Static, 1/2, 1/3, 1/4, 1/5 bias voltage levels
- Internal bias voltage generation through internal resistor ladder
- Up to 62 total common and segment outputs
- Up to 1/16 multiplex for a maximum of 16 backplane/common outputs
- Up to 62 front plane/segment outputs for direct drive
- Drives up to 736 total segments (16 backplane × 46 front plane)
- Up to 64 levels of software controlled contrast
- Ability to move display data from memory buffer to LCD driver through DMA (without CPU intervention)
- Adjustable LCD refresh rate from 10 Hz to 150 Hz
- Ability to invert LCD display for negative image
- Three LCD driver drive modes, allowing power optimization

**Figure 8-6. LCD System**



### 8.4.1 LCD Segment Pin Driver

Each GPIO pin contains an LCD driver circuit. The LCD driver buffers the appropriate output of the LCD DAC to directly drive the glass of the LCD. A register setting determines whether the pin is a common or segment. The pin's LCD driver then selects one of the six bias voltages to drive the I/O pin, as appropriate for the display data.

### 8.4.2 Display Data Flow

The LCD segment driver system reads display data and generates the proper output voltages to the LCD glass to produce the desired image. Display data resides in a memory buffer in the system SRAM. Each time you need to change the common and segment driver voltages, the next set of pixel data moves from the memory buffer into the Port Data Registers via DMA.

### 8.4.3 UDB and LCD Segment Control

A UDB is configured to generate the global LCD control signals and clocking. This set of signals is routed to each LCD pin driver through a set of dedicated LCD global routing channels. In addition to generating the global LCD control signals, the UDB also produces a DMA request to initiate the transfer of the next frame of LCD data.

#### 8.4.4 LCD DAC

The LCD DAC generates the contrast control and bias voltage for the LCD system. The LCD DAC produces up to five LCD drive voltages plus ground, based on the selected bias ratio. The bias voltages are driven out to GPIO pins on a dedicated LCD bias bus, as required.

#### 8.5 CapSense

The CapSense system provides a versatile and efficient means for measuring capacitance in applications such as touch sense buttons, sliders, proximity detection, etc. The CapSense system uses a configuration of system resources, including a few hardware functions primarily targeted for CapSense. Specific resource usage is detailed in each CapSense component in PSoC Creator.

A capacitive sensing method using a delta-sigma modulator (CSD) is used. It provides capacitance sensing using a switched capacitor technique with a delta-sigma modulator to convert the sensing current to a digital code.

#### 8.6 Temp Sensor


Die temperature is used to establish programming parameters for writing flash. Die temperature is measured using a dedicated sensor based on a forward biased transistor. The temperature sensor has its own auxiliary ADC.

#### 8.7 DAC

The CY8C32 parts contain a Digital to Analog Converter (DAC). The DAC is 8-bit and can be configured for either voltage or current output. The DAC supports CapSense, power supply regulation, and waveform generation. The DAC has the following features:

- Adjustable voltage or current output in 255 steps
- Programmable step size (range selection)
- Eight bits of calibration to correct  $\pm 25$  percent of gain error
- Source and sink option for current output
- High and low speed / power modes
- 8 Msps conversion rate for current output
- 1 Msps conversion rate for voltage output
- Monotonic in nature
- Data and strobe inputs can be provided by the CPU or DMA, or routed directly from the DSI
- Dedicated low-resistance output pin for high-current mode

**Figure 8-7. DAC Block Diagram**



##### 8.7.1 Current DAC

The current DAC (IDAC) can be configured for the ranges 0 to 31.875  $\mu$ A, 0 to 255  $\mu$ A, and 0 to 2.04 mA. The IDAC can be configured to source or sink current.

##### 8.7.2 Voltage DAC

For the voltage DAC (VDAC), the current DAC output is routed through resistors. The two ranges available for the VDAC are 0 to 1.02 V and 0 to 4.08 V. In voltage mode any load connected to the output of a DAC should be purely capacitive (the output of the VDAC is not buffered).

## 9. Programming, Debug Interfaces, Resources

PSoC devices include extensive support for programming, testing, debugging, and tracing both hardware and firmware. Three interfaces are available: JTAG, SWD, and SWV. JTAG and SWD support all programming and debug features of the device. JTAG also supports standard JTAG scan chains for board level test and chaining multiple JTAG devices to a single JTAG connection.

For more information on PSoC 3 Programming, refer to the [PSoC<sup>®</sup> 3 Device Programming Specifications](#).

Complete Debug on Chip (DoC) functionality enables full device debugging in the final system using the standard production device. It does not require special interfaces, debugging pods, simulators, or emulators. Only the standard programming connections are required to fully support debug.

The PSoC Creator IDE software provides fully integrated programming and debug support for PSoC devices. The low cost MiniProg3 programmer and debugger is designed to provide full programming and debug support of PSoC devices in conjunction with the PSoC Creator IDE. PSoC JTAG, SWD, and SWV interfaces are fully compatible with industry standard third party tools.

All DOC circuits are disabled by default and can only be enabled in firmware. If not enabled, the only way to reenables them is to erase the entire device, clear flash protection, and reprogram the device with new firmware that enables DOC. Disabling DOC features, robust flash protection, and hiding custom analog and digital functionality inside the PSoC device provide a level of security not possible with multichip application solutions. Additionally, all device interfaces can be permanently disabled (Device Security) for applications concerned about phishing attacks due to a maliciously reprogrammed device. Permanently

disabling interfaces is not recommended in most applications because you cannot access the device later. Because all programming, debug, and test interfaces are disabled when Device Security is enabled, PSoCs with Device Security enabled may not be returned for failure analysis.

**Table 9-1. Debug Configurations**


Debug and Trace Configuration	GPIO Pins Used
All debug and trace disabled	0
JTAG	4 or 5
SWD	2
SWV	1
SWD + SWV	3

### 9.1 JTAG Interface

The IEEE 1149.1 compliant JTAG interface exists on four or five pins (the nTRST pin is optional). The JTAG interface is used for programming the flash memory, debugging, I/O scan chains, and JTAG device chaining.

PSoC 3 has certain timing requirements to be met for entering programming mode through the JTAG interface. Due to these timing requirements, not all standard JTAG programmers, or standard JTAG file formats such as SVF or STAPL, can support PSoC 3 programming. The list of programmers that support PSoC 3 programming is available at <http://www.cypress.com/go/programming>.

The JTAG clock frequency can be up to 14 MHz, or 1/3 of the CPU clock frequency for 8 and 16-bit transfers, or 1/5 of the CPU clock frequency for 32-bit transfers. By default, the JTAG pins are enabled on new devices but the JTAG interface can be disabled, allowing these pins to be used as GPIO instead.

**Figure 9-1. JTAG Interface Connections between PSoC 3 and Programmer**


<sup>1</sup> The voltage levels of Host Programmer and the PSoC 3 voltage domains involved in Programming should be same. The Port 1 JTAG pins, XRES pin (XRES\_N or P1[2]) are powered by  $V_{DDIO1}$ . So,  $V_{DDIO1}$  of PSoC 3 should be at same voltage level as host  $V_{DD}$ . Rest of PSoC 3 voltage domains ( $V_{DDD}$ ,  $V_{DDA}$ ,  $V_{DDIO0}$ ,  $V_{DDIO2}$ ,  $V_{DDIO3}$ ) need not be at the same voltage level as host Programmer.

<sup>2</sup>  $V_{DDA}$  must be greater than or equal to all other power supplies ( $V_{DDD}$ ,  $V_{DDIO}$ 's) in PSoC 3.

<sup>3</sup> For Power cycle mode Programming, XRES pin is not required. But the Host programmer must have the capability to toggle power ( $V_{DDD}$ ,  $V_{DDA}$ , All  $V_{DDIO}$ 's) to PSoC 3. This may typically require external interface circuitry to toggle power which will depend on the programming setup. The power supplies can be brought up in any sequence, however, once stable,  $V_{DDA}$  must be greater than or equal to all other supplies.

<sup>4</sup> For JTAG Programming, Device reset can also be done without connecting to the XRES pin or Power cycle mode by using the TMS, TCK, TDI, TDO pins of PSoC 3, and writing to a specific register. But this requires that the DPS setting in NVL is not equal to "Debug Ports Disabled".

<sup>5</sup> By default, PSoC 3 is configured for 4-wire JTAG mode unless user changes the DPS setting. So the TMS pin is unidirectional. But if the DPS setting is changed to non-JTAG mode, the TMS pin in JTAG is bi-directional as the SWD Protocol has to be used for acquiring the PSoC 3 device initially. After switching from SWD to JTAG mode, the TMS pin will be uni-directional. In such a case, unidirectional buffer should not be used on TMS line.

<sup>6</sup> nTRST JTAG pin (P1[5]) cannot be used to reset the JTAG TAP controller during first time programming of PSoC 3 as the default setting is 4-wire JTAG (nTRST disabled). Use the TMS, TCK pins to do a reset of JTAG TAP controller.

<sup>7</sup> If XRES pin is used by host, P1[2] will be configured as XRES by default only for 48-pin devices (without dedicated XRES pin). For devices with dedicated XRES pin, P1[2] is GPIO pin by default. So use P1[2] as Reset pin only for 48-pin devices, but use dedicated XRES pin for rest of devices.



### 9.2 Serial Wire Debug Interface

The SWD interface is the preferred alternative to the JTAG interface. It requires only two pins instead of the four or five needed by JTAG. SWD provides all of the programming and debugging features of JTAG at the same speed. SWD does not provide access to scan chains or device chaining. The SWD clock frequency can be up to 1/3 of the CPU clock frequency.

SWD uses two pins, either two of the JTAG pins (TMS and TCK) or the USBIO D+ and D- pins. The USBIO pins are useful for in system programming of USB solutions that would otherwise require a separate programming connector. One pin is used for the data clock and the other is used for data input and output.


SWD can be enabled on only one of the pin pairs at a time. This only happens if, within 8 μs (key window) after reset, that pin pair

(JTAG or USB) receives a predetermined acquire sequence of 1s and 0s. If the NVL latches are set for SWD (see [Section 5.5](#)), this sequence need not be applied to the JTAG pin pair. The acquire sequence must always be applied to the USB pin pair.

SWD is used for debugging or for programming the flash memory.

The SWD interface can be enabled from the JTAG interface or disabled, allowing its pins to be used as GPIO. Unlike JTAG, the SWD interface can always be reacquired on any device during the key window. It can then be used to reenable the JTAG interface, if desired. When using SWD or JTAG pins as standard GPIO, make sure that the GPIO functionality and PCB circuits do not interfere with SWD or JTAG use.

Figure 9-2. SWD Interface Connections between PSoC 3 and Programmer



<sup>1</sup> The voltage levels of the Host Programmer and the PSoC 3 voltage domains involved in Programming should be the same. XRES pin (XRES\_N or P1[2]) is powered by V<sub>DDIO1</sub>. The USB SWD pins are powered by V<sub>DD</sub>. So for Programming using the USB SWD pins with XRES pin, the V<sub>DD</sub>, V<sub>DDIO1</sub> of PSoC 3 should be at the same voltage level as Host V<sub>DD</sub>. Rest of PSoC 3 voltage domains (V<sub>DDA</sub>, V<sub>DDIO0</sub>, V<sub>DDIO2</sub>, V<sub>DDIO3</sub>) need not be at the same voltage level as host Programmer. The Port 1 SWD pins are powered by V<sub>DDIO1</sub>. So V<sub>DDIO1</sub> of PSoC 3 should be at same voltage level as host V<sub>DD</sub> for Port 1 SWD programming. Rest of PSoC 3 voltage domains (V<sub>DD</sub>, V<sub>DDA</sub>, V<sub>DDIO0</sub>, V<sub>DDIO2</sub>, V<sub>DDIO3</sub>) need not be at the same voltage level as host Programmer.

<sup>2</sup> V<sub>DDA</sub> must be greater than or equal to all other power supplies (V<sub>DD</sub>, V<sub>DDIO</sub>'s) in PSoC 3.

<sup>3</sup> For Power cycle mode Programming, XRES pin is not required. But the Host programmer must have the capability to toggle power (V<sub>DD</sub>, V<sub>DDA</sub>, All V<sub>DDIO</sub>'s) to PSoC 3. This may typically require external interface circuitry to toggle power which will depend on the programming setup. The power supplies can be brought up in any sequence, however, once stable, V<sub>DDA</sub> must be greater than or equal to all other supplies.

<sup>4</sup> P1[2] will be configured as XRES by default only for 48-pin devices (without dedicated XRES pin). For devices with dedicated XRES pin, P1[2] is GPIO pin by default. So use P1[2] as Reset pin only for 48-pin devices, but use dedicated XRES pin for rest of devices.

### 9.3 Debug Features

Using the JTAG or SWD interface, the CY8C32 supports the following debug features:

- Halt and single-step the CPU
- View and change CPU and peripheral registers, and RAM addresses
- Eight program address breakpoints
- One memory access breakpoint—break on reading or writing any memory address and data value
- Break on a sequence of breakpoints (non recursive)
- Debugging at the full speed of the CPU
- Compatible with PSoC Creator and MiniProg3 programmer and debugger
- Standard JTAG programming and debugging interfaces make CY8C32 compatible with other popular third-party tools (for example, ARM / Keil)

### 9.4 Trace Features

The CY8C32 supports the following trace features when using JTAG or SWD:

- Trace the 8051 program counter (PC), accumulator register (ACC), and one SFR / 8051 core RAM register
- Trace depth up to 1000 instructions if all registers are traced, or 2000 instructions if only the PC is traced (on devices that include trace memory)
- Program address trigger to start tracing
- Trace windowing, that is, only trace when the PC is within a given range
- Two modes for handling trace buffer full: continuous (overwriting the oldest trace data) or break when trace buffer is full

### 9.5 Single Wire Viewer Interface

The SWV interface is closely associated with SWD but can also be used independently. SWV data is output on the JTAG interface's TDO pin. If using SWV, you must configure the device for SWD, not JTAG. SWV is not supported with the JTAG interface.

SWV is ideal for application debug where it is helpful for the firmware to output data similar to 'printf' debugging on PCs. The SWV is ideal for data monitoring, because it requires only a single pin and can output data in standard UART format or Manchester encoded format. For example, it can be used to tune a PID control loop in which the output and graphing of the three error terms greatly simplifies coefficient tuning.

The following features are supported in SWV:

- 32 virtual channels, each 32 bits long
- Simple, efficient packing and serializing protocol
- Supports standard UART format (N81)

### 9.6 Programming Features

The JTAG and SWD interfaces provide full programming support. The entire device can be erased, programmed, and verified. You can increase flash protection levels to protect firmware IP. Flash protection can only be reset after a full device

erase. Individual flash blocks can be erased, programmed, and verified, if block security settings permit.

### 9.7 Device Security

PSoC 3 offers an advanced security feature called device security, which permanently disables all test, programming, and debug ports, protecting your application from external access. The device security is activated by programming a 32-bit key (0x50536F43) to a Write Once Latch (WOL).

The Write Once Latch is a type of nonvolatile latch (NVL). The cell itself is an NVL with additional logic wrapped around it. Each WOL device contains four bytes (32 bits) of data. The wrapper outputs a '1' if a super-majority (28 of 32) of its bits match a pre-determined pattern (0x50536F43); it outputs a '0' if this majority is not reached. When the output is 1, the Write Once NV latch locks the part out of Debug and Test modes; it also permanently gates off the ability to erase or alter the contents of the latch. Matching all bits is intentionally not required, so that single (or few) bit failures do not deassert the WOL output. The state of the NVL bits after wafer processing is truly random with no tendency toward 1 or 0.

The WOL only locks the part after the correct 32-bit key (0x50536F43) is loaded into the NVL's volatile memory, programmed into the NVL's nonvolatile cells, and the part is reset. The output of the WOL is only sampled on reset and used to disable the access. This precaution prevents anyone from reading, erasing, or altering the contents of the internal memory.

The user can write the key into the WOL to lock out external access only if no flash protection is set (see "Flash Security" on page 24). However, after setting the values in the WOL, a user still has access to the part until it is reset. Therefore, a user can write the key into the WOL, program the flash protection data, and then reset the part to lock it.

If the device is protected with a WOL setting, Cypress cannot perform failure analysis and, therefore, cannot accept RMAs from customers. The WOL can be read out via SWD port to electrically identify protected parts. The user can write the key in WOL to lock out external access only if no flash protection is set. For more information on how to take full advantage of the security features in PSoC see the PSoC 3 TRM.

#### Disclaimer

Note the following details of the flash code protection features on Cypress devices.

Cypress products meet the specifications contained in their particular Cypress datasheets. Cypress believes that its family of products is one of the most secure families of its kind on the market today, regardless of how they are used. There may be methods, unknown to Cypress, that can breach the code protection features. Any of these methods, to our knowledge, would be dishonest and possibly illegal. Neither Cypress nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Cypress is willing to work with the customer who is concerned about the integrity of their code. Code protection is constantly evolving. We at Cypress are committed to continuously improving the code protection features of our products.

## 9.8 CSP Package Bootloader

A factory-installed bootloader program is included in all devices with CSP packages. The bootloader is compatible with PSoC Creator 3.0 bootloadable project files and has the following features:

- I<sup>2</sup>C-based
- SCLK and SDAT available at P1[6] and P1[7], respectively
- External pull-up resistors required
- I<sup>2</sup>C slave, address 4, data rate = 100 kbps
- Single application
- Wait two seconds for bootload command
- Other bootloader options are as set by the PSoC Creator 3.0 Bootloader Component default
- Occupies the bottom 9K of flash

For more information on this bootloader, see the following Cypress application notes:

- [AN89611](#) – PSoC<sup>®</sup> 3 AND PSoC 5LP - Getting Started With Chip Scale Packages (CSP)
- [AN73854](#) – PSoC 3 and PSoC 5 LP Introduction to Bootloaders
- [AN60317](#) – PSoC 3 and PSoC 5 LP I<sup>2</sup>C Bootloader

Note that a PSoC Creator bootloadable project must be associated with .hex and .elf files for a bootloader project that is configured for the target device. Bootloader .hex and .elf files can be found at [www.cypress.com/go/PSoC3datasheet](http://www.cypress.com/go/PSoC3datasheet).

The factory-installed bootloader can be overwritten using JTAG or SWD programming.

## 10. Development Support

The CY8C32 family has a rich set of documentation, development tools, and online resources to assist you during your development process. Visit [psoc.cypress.com/getting-started](http://psoc.cypress.com/getting-started) to find out more.

### 10.1 Documentation

A suite of documentation, supports the CY8C32 family to ensure that you can find answers to your questions quickly. This section contains a list of some of the key documents.

**Software User Guide:** A step-by-step guide for using PSoC Creator. The software user guide shows you how the PSoC Creator build process works in detail, how to use source control with PSoC Creator, and much more.

**Component Datasheets:** The flexibility of PSoC allows the creation of new peripherals (components) long after the device has gone into production. Component datasheets provide all of the information needed to select and use a particular component, including a functional description, API documentation, example code, and AC/DC specifications.

**Application Notes:** PSoC application notes discuss a particular application of PSoC in depth; examples include brushless DC motor control and on-chip filtering. Application notes often include example projects in addition to the application note document.

**Technical Reference Manual:** The Technical Reference Manual (TRM) contains all the technical detail you need to use a PSoC device, including a complete description of all PSoC registers.

### 10.2 Online

In addition to print documentation, the Cypress PSoC forums connect you with fellow PSoC users and experts in PSoC from around the world, 24 hours a day, 7 days a week.

### 10.3 Tools

With industry standard cores, programming, and debugging interfaces, the CY8C32 family is part of a development tool ecosystem. Visit us at [www.cypress.com/go/psoccreator](http://www.cypress.com/go/psoccreator) for the latest information on the revolutionary, easy to use PSoC Creator IDE, supported third party compilers, programmers, debuggers, and development kits.

## 11. Electrical Specifications

Specifications are valid for  $-40\text{ }^{\circ}\text{C} \leq T_A \leq 85\text{ }^{\circ}\text{C}$  and  $T_J \leq 100\text{ }^{\circ}\text{C}$ , except where noted. Specifications are valid for 1.71 V to 5.5 V, except where noted. The unique flexibility of the PSoC UDBs and analog blocks enable many functions to be implemented in PSoC Creator components, see the component datasheets for full AC/DC specifications of individual functions. See the [“Example Peripherals”](#) section on page 45 for further explanation of PSoC Creator components.

### 11.1 Absolute Maximum Ratings

**Table 11-1. Absolute Maximum Ratings DC Specifications<sup>[15]</sup>**

Parameter	Description	Conditions	Min	Typ	Max	Units
V <sub>DDA</sub>	Analog supply voltage relative to V <sub>SSA</sub>		-0.5	-	6	V
V <sub>DDD</sub>	Digital supply voltage relative to V <sub>SSD</sub>		-0.5	-	6	V
V <sub>DDIO</sub>	I/O supply voltage relative to V <sub>SSD</sub>		-0.5	-	6	V
V <sub>CCA</sub>	Direct analog core voltage input		-0.5	-	1.95	V
V <sub>CCD</sub>	Direct digital core voltage input		-0.5	-	1.95	V
V <sub>SSA</sub>	Analog ground voltage		V <sub>SSD</sub> - 0.5	-	V <sub>SSD</sub> + 0.5	V
V <sub>GPIO</sub> <sup>[16]</sup>	DC input voltage on GPIO	Includes signals sourced by V <sub>DDA</sub> and routed internal to the pin	V <sub>SSD</sub> - 0.5	-	V <sub>DDIO</sub> + 0.5	V
V <sub>SIO</sub>	DC input voltage on SIO	Output disabled	V <sub>SSD</sub> - 0.5	-	7	V
		Output enabled	V <sub>SSD</sub> - 0.5	-	6	V
V <sub>IND</sub>	Voltage at boost converter input		0.5	-	5.5	V
V <sub>BAT</sub>	Boost converter supply		V <sub>SSD</sub> - 0.5	-	5.5	V
I <sub>VDDIO</sub>	Current per V <sub>DDIO</sub> supply pin		-	-	100	mA
I <sub>GPIO</sub>	GPIO current		-30	-	41	mA
I <sub>SIO</sub>	SIO current		-49	-	28	mA
I <sub>USBIO</sub>	USBIO current		-56	-	59	mA
VEXTREF	ADC external reference inputs	Pins P0[3], P3[2]	-	-	2	V
LU	Latch up current <sup>[17]</sup>		-140	-	140	mA
ESD <sub>HBM</sub>	Electrostatic discharge voltage, Human body model	V <sub>SSA</sub> tied to V <sub>SSD</sub>	2200	-	-	V
		V <sub>SSA</sub> not tied to V <sub>SSD</sub>	750	-	-	V
ESD <sub>CDM</sub>	Electrostatic discharge voltage, Charge device model		500	-	-	V

#### Notes

15. Usage above the absolute maximum conditions listed in [Table 11-1](#) may cause permanent damage to the device. Exposure to Absolute Maximum conditions for extended periods of time may affect device reliability. The Maximum Storage Temperature is 150 °C in compliance with JEDEC Standard JESD22-A103, High Temperature Storage Life. When used below Absolute Maximum conditions but above normal operating conditions, the device may not operate to specification.

16. The V<sub>DDIO</sub> supply voltage must be greater than the maximum voltage on the associated GPIO pins. Maximum voltage on GPIO pin  $\leq V_{DDIO} \leq V_{DDA}$ .

17. Meets or exceeds JEDEC Spec EIA/JESD78 IC Latch-up Test.

11.2 Device Level Specifications

Specifications are valid for  $-40\text{ }^{\circ}\text{C} \leq T_A \leq 85\text{ }^{\circ}\text{C}$  and  $T_J \leq 100\text{ }^{\circ}\text{C}$ , except where noted. Specifications are valid for 1.71 V to 5.5 V, except where noted.

11.2.1 Device Level Specifications

Table 11-2. DC Specifications

Parameter	Description	Conditions	Min	Typ <sup>[22]</sup>	Max	Units	
V <sub>DDA</sub>	Analog supply voltage and input to analog core regulator	Analog core regulator enabled	1.8	–	5.5	V	
V <sub>DDA</sub>	Analog supply voltage, analog regulator bypassed	Analog core regulator disabled	1.71	1.8	1.89	V	
V <sub>DDD</sub>	Digital supply voltage relative to V <sub>SSD</sub>	Digital core regulator enabled	1.8	–	V <sub>DDA</sub> <sup>[18]</sup>	V	
			–	–	V <sub>DDA</sub> + 0.1 <sup>[24]</sup>		
V <sub>DDD</sub>	Digital supply voltage, digital regulator bypassed	Digital core regulator disabled	1.71	1.8	1.89	V	
V <sub>DDIO</sub> <sup>[19]</sup>	I/O supply voltage relative to V <sub>SSIO</sub>		1.71	–	V <sub>DDA</sub> <sup>[18]</sup>	V	
			–	–	V <sub>DDA</sub> + 0.1 <sup>[24]</sup>		
V <sub>CCA</sub>	Direct analog core voltage input (Analog regulator bypass)	Analog core regulator disabled	1.71	1.8	1.89	V	
V <sub>CCD</sub>	Direct digital core voltage input (Digital regulator bypass)	Digital core regulator disabled	1.71	1.8	1.89	V	
I <sub>DD</sub> <sup>[20, 21]</sup>	<b>Active Mode</b>						
	Only IMO and CPU clock enabled. CPU executing simple loop from instruction buffer.	V <sub>DDX</sub> = 2.7 V – 5.5 V; F <sub>CPU</sub> = 6 MHz <sup>[23]</sup>	T = –40 °C	–	1.2	2.9	mA
			T = 25 °C	–	1.2	3.1	
			T = 85 °C	–	4.9	7.7	
	IMO enabled, bus clock and CPU clock enabled. CPU executing program from flash.	V <sub>DDX</sub> = 2.7 V – 5.5 V; F <sub>CPU</sub> = 3 MHz <sup>[23]</sup>	T = –40 °C	–	1.3	2.9	
			T = 25 °C	–	1.6	3.2	
			T = 85 °C	–	4.8	7.5	
	IMO enabled, bus clock and CPU clock enabled. CPU executing program from flash.	V <sub>DDX</sub> = 2.7 V – 5.5 V; F <sub>CPU</sub> = 6 MHz	T = –40 °C	–	2.1	3.7	
			T = 25 °C	–	2.3	3.9	
			T = 85 °C	–	5.6	8.5	
	IMO enabled, bus clock and CPU clock enabled. CPU executing program from flash.	V <sub>DDX</sub> = 2.7 V – 5.5 V; F <sub>CPU</sub> = 12 MHz <sup>[23]</sup>	T = –40 °C	–	3.5	5.2	
			T = 25 °C	–	3.8	5.5	
			T = 85 °C	–	7.1	9.8	
	IMO enabled, bus clock and CPU clock enabled. CPU executing program from flash.	V <sub>DDX</sub> = 2.7 V – 5.5 V; F <sub>CPU</sub> = 24 MHz <sup>[23]</sup>	T = –40 °C	–	6.3	8.1	
			T = 25 °C	–	6.6	8.3	
			T = 85 °C	–	10	13	
IMO enabled, bus clock and CPU clock enabled. CPU executing program from flash.	V <sub>DDX</sub> = 2.7 V – 5.5 V; F <sub>CPU</sub> = 48 MHz <sup>[23]</sup>	T = –40 °C	–	11.5	13.5		
		T = 25 °C	–	12	14		
		T = 85 °C	–	15.5	18.5		


Notes

- 18. The power supplies can be brought up in any sequence however once stable V<sub>DDA</sub> must be greater than or equal to all other supplies.
- 19. The V<sub>DDIO</sub> supply voltage must be greater than the maximum voltage on the associated GPIO pins. Maximum voltage on GPIO pin  $\leq V_{DDIO} \leq V_{DDA}$ .
- 20. Total current for all power domains: digital (I<sub>DDD</sub>), analog (I<sub>DDA</sub>), and I/Os (I<sub>DDIO</sub>, 1, 2, 3). Boost not included. All I/Os floating.
- 21. The current consumption of additional peripherals that are implemented only in programmed logic blocks can be found in their respective datasheets, available in PSoC Creator, the integrated design environment. To estimate total current, find the CPU current at the frequency of interest and add peripheral currents for your particular system from the device datasheet and component datasheets.
- 22. V<sub>DDX</sub> = 3.3 V.
- 23. Based on device characterizations (Not production tested).
- 24. Guaranteed by design, not production tested.


**Table 11-2. DC Specifications (continued)**

Parameter	Description	Conditions	Min	Typ <sup>[22]</sup>	Max	Units	
<b>Sleep Mode<sup>[25]</sup></b>							
	CPU = OFF RTC = ON (= ECO32K ON, in low-power mode) Sleep timer = ON (= ILO ON at 1 kHz) <sup>[26]</sup> WDT = OFF I <sup>2</sup> C Wake = OFF Comparator = OFF POR = ON Boost = OFF SIO pins in single ended input, unregulated output mode	$V_{DD} = V_{DDIO} = 4.5\text{ V} - 5.5\text{ V}$	T = -40 °C	-	1.1	2.3	μA
			T = 25 °C	-	1.1	2.2	
			T = 85 °C	-	15	30	
	$V_{DD} = V_{DDIO} = 2.7\text{ V} - 3.6\text{ V}$	T = -40 °C	-	1	2.2		
		T = 25 °C	-	1	2.1		
		T = 85 °C	-	12	28		
Comparator = OFF POR = ON Boost = OFF SIO pins in single ended input, unregulated output mode	$V_{DD} = V_{DDIO} = 1.71\text{ V} - 1.95\text{ V}$ <sup>[27]</sup>	T = 25 °C	-	2.2	4.2		
		Comparator = ON CPU = OFF RTC = OFF Sleep timer = OFF WDT = OFF I <sup>2</sup> C Wake = OFF POR = ON Boost = OFF SIO pins in single ended input, unregulated output mode	$V_{DD} = V_{DDIO} = 2.7\text{ V} - 3.6\text{ V}$ <sup>[28]</sup>	T = 25 °C	-	2.2	2.7
	I <sup>2</sup> C Wake = ON CPU = OFF RTC = OFF Sleep timer = OFF WDT = OFF Comparator = OFF POR = ON Boost = OFF SIO pins in single ended input, unregulated output mode	$V_{DD} = V_{DDIO} = 2.7\text{ V} - 3.6\text{ V}$ <sup>[28]</sup>	T = 25 °C	-	2.2	2.8	
			<b>Hibernate Mode<sup>[25]</sup></b>				
	Hibernate mode current All regulators and oscillators off SRAM retention GPIO interrupts are active Boost = OFF SIO pins in single ended input, unregulated output mode	$V_{DD} = V_{DDIO} = 4.5\text{ V} - 5.5\text{ V}$	T = -40 °C	-	0.2	1.5	μA
			T = 25 °C	-	0.5	1.5	
			T = 85 °C	-	4.1	5.3	
		$V_{DD} = V_{DDIO} = 2.7\text{ V} - 3.6\text{ V}$	T = -40 °C	-	0.2	1.5	
			T = 25 °C	-	0.2	1.5	
			T = 85 °C	-	3.2	4.2	
		$V_{DD} = V_{DDIO} = 1.71\text{ V} - 1.95\text{ V}$ <sup>[27]</sup>	T = -40 °C	-	0.2	1.5	
			T = 25 °C	-	0.3	1.5	
			T = 85 °C	-	3.3	4.3	
I <sub>DDAR</sub>	Analog current consumption while device is reset <sup>[29]</sup>	$V_{DDA} \leq 3.6\text{ V}$	-	0.3	0.6	mA	
		$V_{DDA} > 3.6\text{ V}$	-	1.4	3.3	mA	
I <sub>DDDR</sub>	Digital current consumption while device is reset <sup>[29]</sup>	$V_{DDD} \leq 3.6\text{ V}$	-	1.1	3.1	mA	
		$V_{DDD} > 3.6\text{ V}$	-	0.7	3.1	mA	


**Figure 11-1. Active Mode Current vs  $F_{CPU}$ ,  $V_{DD} = 3.3\text{ V}$ , Temperature = 25 °C**



**Figure 11-2. Active Mode Current vs Temperature and  $F_{CPU}$ ,  $V_{DD} = 3.3\text{ V}$**



**Figure 11-3. Active Mode Current vs  $V_{DD}$  and Temperature,  $F_{CPU} = 24\text{ MHz}$**




**Notes**

- 25. If  $V_{CCD}$  and  $V_{CCA}$  are externally regulated, the voltage difference between  $V_{CCD}$  and  $V_{CCA}$  must be less than 50 mV.
- 26. Sleep timer generates periodic interrupts to wake up the CPU. This specification applies only to those times that the CPU is off.
- 27. Externally regulated mode.
- 28. Based on device characterization (not production tested).
- 29. Based on device characterization (not production tested). USBIO pins tied to ground ( $V_{SSD}$ ).

**Table 11-3. AC Specifications<sup>[30]</sup>**

Parameter	Description	Conditions	Min	Typ	Max	Units
F <sub>CPU</sub>	CPU frequency	1.71 V ≤ V <sub>DDD</sub> ≤ 5.5 V	DC	–	50.01	MHz
F <sub>BUSCLK</sub>	Bus frequency	1.71 V ≤ V <sub>DDD</sub> ≤ 5.5 V	DC	–	50.01	MHz
Sv <sub>dd</sub>	V <sub>DD</sub> ramp rate		–	–	0.066	V/μs
T <sub>IO_INIT</sub>	Time from V <sub>DDD</sub> /V <sub>DDA</sub> /V <sub>CCD</sub> /V <sub>CCA</sub> ≥ IPOR to I/O ports set to their reset states		–	–	10	μs
T <sub>STARTUP</sub>	Time from V <sub>DDD</sub> /V <sub>DDA</sub> /V <sub>CCD</sub> /V <sub>CCA</sub> ≥ PRES to CPU executing code at reset vector	V <sub>CCA</sub> /V <sub>CCD</sub> = regulated from V <sub>DDA</sub> /V <sub>DDD</sub> , no PLL used, IMO boot mode (12 MHz typ.)	–	–	74	μs
T <sub>SLEEP</sub>	Wakeup from sleep mode – Application of non-LVD interrupt to beginning of execution of next CPU instruction		–	–	15	μs
T <sub>HIBERNATE</sub>	Wakeup from hibernate mode – Application of external interrupt to beginning of execution of next CPU instruction		–	–	100	μs

**Figure 11-4. F<sub>CPU</sub> vs. V<sub>DD</sub>**

**Note**

30. Based on device characterization (Not production tested).



### 11.3 Power Regulators


Specifications are valid for  $-40\text{ }^{\circ}\text{C} \leq T_A \leq 85\text{ }^{\circ}\text{C}$  and  $T_J \leq 100\text{ }^{\circ}\text{C}$ , except where noted. Specifications are valid for 1.71 V to 5.5 V, except where noted.

#### 11.3.1 Digital Core Regulator


**Table 11-4. Digital Core Regulator DC Specifications**

Parameter	Description	Conditions	Min	Typ	Max	Units
V <sub>DDD</sub>	Input voltage		1.8	–	5.5	V
V <sub>CCD</sub>	Output voltage		–	1.80	–	V
	Regulator output capacitor	$\pm 10\%$ , X5R ceramic or better. The two V <sub>CCD</sub> pins must be shorted together, with as short a trace as possible, see <a href="#">Power System</a> on page 31	0.9	1	1.1	$\mu\text{F}$

**Figure 11-5. Regulators V<sub>CC</sub> vs V<sub>DD</sub>**



**Figure 11-6. Digital Regulator PSRR vs Frequency and V<sub>DD</sub>**




#### 11.3.2 Analog Core Regulator

**Table 11-5. Analog Core Regulator DC Specifications**

Parameter	Description	Conditions	Min	Typ	Max	Units
V <sub>DDA</sub>	Input voltage		1.8	–	5.5	V
V <sub>CCA</sub>	Output voltage		–	1.80	–	V
	Regulator output capacitor	$\pm 10\%$ , X5R ceramic or better	0.9	1	1.1	$\mu\text{F}$

**Figure 11-7. Analog Regulator PSRR vs Frequency and V<sub>DD</sub>**



### 11.3.3 Inductive Boost Regulator

Unless otherwise specified, operating conditions are:  $V_{BAT} = 0.5\text{ V} - 3.6\text{ V}$ ,  $V_{OUT} = 1.8\text{ V} - 5.0\text{ V}$ ,  $I_{OUT} = 0\text{ mA} - 50\text{ mA}$ ,  $L_{BOOST} = 4.7\text{ }\mu\text{H} - 22\text{ }\mu\text{H}$ ,  $C_{BOOST} = 22\text{ }\mu\text{F} \parallel 3 \times 1.0\text{ }\mu\text{F} \parallel 3 \times 0.1\text{ }\mu\text{F}$ ,  $C_{BAT} = 22\text{ }\mu\text{F}$ ,  $I_F = 1.0\text{ A}$ . Unless otherwise specified, all charts and graphs show typical values.

**Table 11-6. Inductive Boost Regulator DC Specifications**

Parameter	Description	Conditions	Min	Typ	Max	Units	
$V_{OUT}$	Boost output voltage <sup>[31]</sup>	$vsel = 1.8\text{ V}$ in register BOOST_CR0	1.71	1.8	1.89	V	
		$vsel = 1.9\text{ V}$ in register BOOST_CR0	1.81	1.90	2.00	V	
		$vsel = 2.0\text{ V}$ in register BOOST_CR0	1.90	2.00	2.10	V	
		$vsel = 2.4\text{ V}$ in register BOOST_CR0	2.16	2.40	2.64	V	
		$vsel = 2.7\text{ V}$ in register BOOST_CR0	2.43	2.70	2.97	V	
		$vsel = 3.0\text{ V}$ in register BOOST_CR0	2.70	3.00	3.30	V	
		$vsel = 3.3\text{ V}$ in register BOOST_CR0	2.97	3.30	3.63	V	
		$vsel = 3.6\text{ V}$ in register BOOST_CR0	3.24	3.60	3.96	V	
		$vsel = 5.0\text{ V}$ in register BOOST_CR0	4.50	5.00	5.50	V	
$V_{BAT}$	Input voltage to boost <sup>[32]</sup>	$I_{OUT} = 0\text{ mA} - 5\text{ mA}$ , $vsel = 1.8\text{ V} - 2.0\text{ V}$ , $T_A = 0\text{ }^\circ\text{C} - 70\text{ }^\circ\text{C}$	0.5	–	0.8	V	
		$I_{OUT} = 0\text{ mA} - 15\text{ mA}$ , $vsel = 1.8\text{ V} - 5.0\text{ V}$ <sup>[33]</sup> , $T_A = -10\text{ }^\circ\text{C} - 85\text{ }^\circ\text{C}$	1.6	–	3.6	V	
		$I_{OUT} = 0\text{ mA} - 25\text{ mA}$ , $vsel = 1.8\text{ V} - 2.7\text{ V}$ , $T_A = -10\text{ }^\circ\text{C} - 85\text{ }^\circ\text{C}$	0.8	–	1.6	V	
		$I_{OUT} = 0\text{ mA} - 50\text{ mA}$	$vsel = 1.8\text{ V} - 3.3\text{ V}$ <sup>[33]</sup> , $T_A = -40\text{ }^\circ\text{C} - 85\text{ }^\circ\text{C}$	1.8	–	2.5	V
			$vsel = 1.8\text{ V} - 3.3\text{ V}$ <sup>[33]</sup> , $T_A = -10\text{ }^\circ\text{C} - 85\text{ }^\circ\text{C}$	1.3	–	2.5	V
			$vsel = 2.5\text{ V} - 5.0\text{ V}$ <sup>[33]</sup> , $T_A = -10\text{ }^\circ\text{C} - 85\text{ }^\circ\text{C}$	2.5	–	3.6	V
		$I_{OUT}$	Output current	$T_A = 0\text{ }^\circ\text{C} - 70\text{ }^\circ\text{C}$ , $V_{BAT} = 0.5\text{ V} - 0.8\text{ V}$	0	–	5
$T_A = -10\text{ }^\circ\text{C} - 85\text{ }^\circ\text{C}$	$V_{BAT} = 1.6\text{ V} - 3.6\text{ V}$			0	–	15	mA
	$V_{BAT} = 0.8\text{ V} - 1.6\text{ V}$			0	–	25	mA
	$V_{BAT} = 1.3\text{ V} - 2.5\text{ V}$			0	–	50	mA
	$V_{BAT} = 2.5\text{ V} - 3.6\text{ V}$			0	–	50	mA
$T_A = -40\text{ }^\circ\text{C} - 85\text{ }^\circ\text{C}$ , $V_{BAT} = 1.8\text{ V} - 2.5\text{ V}$	0			–	50	mA	
$I_{LPK}$	Inductor peak current		–	–	700	mA	
$I_Q$	Quiescent current	Boost active mode	–	250	–	$\mu\text{A}$	
		Boost sleep mode, $I_{OUT} < 1\text{ }\mu\text{A}$	–	25	–	$\mu\text{A}$	
$Reg_{LOAD}$	Load regulation		–	–	10	%	
$Reg_{LINE}$	Line regulation		–	–	10	%	

**Notes**




31. Listed  $vsel$  options are characterized. Additional  $vsel$  options are valid and guaranteed by design.

32. The boost will start at all valid  $V_{BAT}$  conditions including down to  $V_{BAT} = 0.5\text{ V}$ .

33. If  $V_{BAT}$  is greater than or equal to  $V_{OUT}$  boost setting, then  $V_{OUT}$  will be less than  $V_{BAT}$  due to resistive losses in the boost circuit.

**Table 11-7. Recommended External Components for Boost Circuit**

Parameter	Description	Conditions	Min	Typ	Max	Units
L <sub>BOOST</sub>	Boost inductor	4.7 μH nominal	3.7	4.7	5.7	μH
		10 μH nominal	8.0	10.0	12.0	μH
		22 μH nominal	17.0	22.0	27.0	μH
C <sub>BOOST</sub>	Total capacitance sum of V <sub>DD</sub> , V <sub>D</sub> DA, V <sub>DD</sub> IO <sup>[34]</sup>		17.0	26.0	31.0	μF
C <sub>BAT</sub>	Battery filter capacitor		17.0	22.0	27.0	μF
I <sub>F</sub>	Schottky diode average forward current		1.0	–	–	A
V <sub>R</sub>	Schottky reverse voltage		20.0	–	–	V

**Figure 11-8. T<sub>A</sub> range over V<sub>BAT</sub> and V<sub>OUT</sub>**

**Figure 11-9. I<sub>OUT</sub> range over V<sub>BAT</sub> and V<sub>OUT</sub>**

**Figure 11-10. L<sub>BOOST</sub> values over V<sub>BAT</sub> and V<sub>OUT</sub>**

**Note**

34. Based on device characterization (Not production tested).

Figure 11-11. Efficiency vs  $V_{BAT}$ ,  $L_{BOOST} = 4.7 \mu H$  [35]




Figure 11-12. Efficiency vs  $V_{BAT}$ ,  $L_{BOOST} = 10 \mu H$  [35]




Figure 11-13. Efficiency vs  $V_{BAT}$ ,  $L_{BOOST} = 22 \mu H$  [35]





Figure 11-14.  $V_{RIPPLE}$  vs  $V_{BAT}$  [35]



**Note**

35. Typical example. Actual values may vary depending on external component selection, PCB layout, and other design parameters.

## 11.4 Inputs and Outputs

Specifications are valid for  $-40\text{ }^{\circ}\text{C} \leq T_A \leq 85\text{ }^{\circ}\text{C}$  and  $T_J \leq 100\text{ }^{\circ}\text{C}$ , except where noted. Specifications are valid for 1.71 V to 5.5 V, except where noted. Unless otherwise specified, all charts and graphs show typical values.

When the power supplies ramp up, the pin voltages are indeterminate until both  $V_{DDIO}$  and  $V_{DDA}$  reach the IPOR voltage, which can be as high as 1.45 V. At that point, the pins change to their normal NVL settings.

### 11.4.1 GPIO

**Table 11-9. GPIO DC Specifications**

Parameter	Description	Conditions	Min	Typ	Max	Units
$V_{IH}$	Input voltage high threshold	CMOS Input, PRT[x]CTL = 0	$0.7 \times V_{DDIO}$	–	–	V
$V_{IL}$	Input voltage low threshold	CMOS Input, PRT[x]CTL = 0	–	–	$0.3 \times V_{DDIO}$	V
$V_{IH}$	Input voltage high threshold	LVTTL Input, PRT[x]CTL = 1, $V_{DDIO} < 2.7\text{ V}$	$0.7 \times V_{DDIO}$	–	–	V
$V_{IH}$	Input voltage high threshold	LVTTL Input, PRT[x]CTL = 1, $V_{DDIO} \geq 2.7\text{ V}$	2.0	–	–	V
$V_{IL}$	Input voltage low threshold	LVTTL Input, PRT[x]CTL = 1, $V_{DDIO} < 2.7\text{ V}$	–	–	$0.3 \times V_{DDIO}$	V
$V_{IL}$	Input voltage low threshold	LVTTL Input, PRT[x]CTL = 1, $V_{DDIO} \geq 2.7\text{ V}$	–	–	0.8	V
$V_{OH}$	Output voltage high	$I_{OH} = 4\text{ mA}$ at 3.3 $V_{DDIO}$	$V_{DDIO} - 0.6$	–	–	V
		$I_{OH} = 1\text{ mA}$ at 1.8 $V_{DDIO}$	$V_{DDIO} - 0.5$	–	–	V
$V_{OL}$	Output voltage low	$I_{OL} = 8\text{ mA}$ at 3.3 $V_{DDIO}$	–	–	0.6	V
		$I_{OL} = 4\text{ mA}$ at 1.8 $V_{DDIO}$	–	–	0.6	V
		$I_{OL} = 3\text{ mA}$ at 3.3 $V_{DDIO}$	–	–	0.4	V
Rpullup	Pull-up resistor		3.5	5.6	8.5	k $\Omega$
Rpulldown	Pull-down resistor		3.5	5.6	8.5	k $\Omega$
$I_{IL}$	Input leakage current (absolute value) <sup>[36]</sup>	25 $^{\circ}\text{C}$ , $V_{DDIO} = 3.0\text{ V}$	–	–	2	nA
$C_{IN}$	Input capacitance <sup>[36]</sup>	GPIOs not shared with opamp outputs, MHz ECO or kHzECO	–	4	7	pF
		GPIOs shared with MHz ECO or kHzECO <sup>[37]</sup>	–	5	7	pF
		GPIOs shared with opamp outputs	–	–	18	pF
$V_H$	Input voltage hysteresis (Schmitt-Trigger) <sup>[36]</sup>		–	40	–	mV
I <sub>diode</sub>	Current through protection diode to $V_{DDIO}$ and $V_{SSIO}$		–	–	100	$\mu\text{A}$
R <sub>global</sub>	Resistance pin to analog global bus	25 $^{\circ}\text{C}$ , $V_{DDIO} = 3.0\text{ V}$	–	320	–	$\Omega$
R <sub>mux</sub>	Resistance pin to analog mux bus	25 $^{\circ}\text{C}$ , $V_{DDIO} = 3.0\text{ V}$	–	220	–	$\Omega$

#### Notes

36. Based on device characterization (Not production tested).

37. For information on designing with PSoc oscillators, refer to the application note, AN54439 - PSoc<sup>®</sup> 3 and PSoc 5 External Oscillator.

Figure 11-15. GPIO Output High Voltage and Current




Figure 11-16. GPIO Output Low Voltage and Current




Table 11-10. GPIO AC Specifications

Parameter	Description	Conditions	Min	Typ	Max	Units
TriseF	Rise time in Fast Strong Mode <sup>[38]</sup>	3.3 V V <sub>DDIO</sub> Clload = 25 pF	–	–	6	ns
TfallF	Fall time in Fast Strong Mode <sup>[38]</sup>	3.3 V V <sub>DDIO</sub> Clload = 25 pF	–	–	6	ns
TriseS	Rise time in Slow Strong Mode <sup>[38]</sup>	3.3 V V <sub>DDIO</sub> Clload = 25 pF	–	–	60	ns
TfallS	Fall time in Slow Strong Mode <sup>[38]</sup>	3.3 V V <sub>DDIO</sub> Clload = 25 pF	–	–	60	ns
Fgpioout	GPIO output operating frequency					
	2.7 V ≤ V <sub>DDIO</sub> ≤ 5.5 V, fast strong drive mode	90/10% V <sub>DDIO</sub> into 25 pF	–	–	33	MHz
	1.71 V ≤ V <sub>DDIO</sub> < 2.7 V, fast strong drive mode	90/10% V <sub>DDIO</sub> into 25 pF	–	–	20	MHz
	3.3 V ≤ V <sub>DDIO</sub> ≤ 5.5 V, slow strong drive mode	90/10% V <sub>DDIO</sub> into 25 pF	–	–	7	MHz
Fgpioin	1.71 V ≤ V <sub>DDIO</sub> < 3.3 V, slow strong drive mode	90/10% V <sub>DDIO</sub> into 25 pF	–	–	3.5	MHz
	GPIO input operating frequency					
	1.71 V ≤ V <sub>DDIO</sub> ≤ 5.5 V	90/10% V <sub>DDIO</sub>	–	–	33	MHz

Note

38. Based on device characterization (Not production tested).

## 11.4.2 SIO

**Table 11-11. SIO DC Specifications**

Parameter	Description	Conditions	Min	Typ	Max	Units
V <sub>inmax</sub>	Maximum input voltage	All allowed values of V <sub>DDIO</sub> and V <sub>DDD</sub> , see <a href="#">Section 11.1</a>	–	–	5.5	V
V <sub>inref</sub>	Input voltage reference (Differential input mode)		0.5	–	0.52 × V <sub>DDIO</sub>	V
V <sub>outref</sub>	Output voltage reference (Regulated output mode)					
		V <sub>DDIO</sub> > 3.7	1	–	V <sub>DDIO</sub> – 1	V
		V <sub>DDIO</sub> < 3.7	1	–	V <sub>DDIO</sub> – 0.5	V
V <sub>IH</sub>	Input voltage high threshold					
	GPIO mode	CMOS input	0.7 × V <sub>DDIO</sub>	–	–	V
	Differential input mode <sup>[39]</sup>	Hysteresis disabled	SIO_ref + 0.2	–	–	V
V <sub>IL</sub>	Input voltage low threshold					
	GPIO mode	CMOS input	–	–	0.3 × V <sub>DDIO</sub>	V
	Differential input mode <sup>[39]</sup>	Hysteresis disabled	–	–	SIO_ref – 0.2	V
V <sub>OH</sub>	Output voltage high					
	Unregulated mode	I <sub>OH</sub> = 4 mA, V <sub>DDIO</sub> = 3.3 V	V <sub>DDIO</sub> – 0.4	–	–	V
	Regulated mode <sup>[39]</sup>	I <sub>OH</sub> = 1 mA	SIO_ref – 0.65	–	SIO_ref + 0.2	V
	Regulated mode <sup>[39]</sup>	I <sub>OH</sub> = 0.1 mA	SIO_ref – 0.3	–	SIO_ref + 0.2	V
V <sub>OL</sub>	Output voltage low					
		V <sub>DDIO</sub> = 3.30 V, I <sub>OL</sub> = 25 mA	–	–	0.8	V
		V <sub>DDIO</sub> = 3.30 V, I <sub>OL</sub> = 20 mA	–	–	0.4	V
		V <sub>DDIO</sub> = 1.80 V, I <sub>OL</sub> = 4 mA	–	–	0.4	V
R <sub>pullup</sub>	Pull-up resistor		3.5	5.6	8.5	kΩ
R <sub>pulldown</sub>	Pull-down resistor		3.5	5.6	8.5	kΩ
I <sub>IL</sub>	Input leakage current (absolute value) <sup>[40]</sup>					
	V <sub>IH</sub> ≤ V <sub>ddSIO</sub>	25 °C, V <sub>ddSIO</sub> = 3.0 V, V <sub>IH</sub> = 3.0 V	–	–	14	nA
	V <sub>IH</sub> > V <sub>ddSIO</sub>	25 °C, V <sub>ddSIO</sub> = 0 V, V <sub>IH</sub> = 3.0 V	–	–	10	μA
C <sub>IN</sub>	Input Capacitance <sup>[40]</sup>		–	–	7	pF
V <sub>H</sub>	Input voltage hysteresis (Schmitt-Trigger) <sup>[40]</sup>					
		Single ended mode (GPIO mode)	–	40	–	mV
		Differential mode	–	35	–	mV
I <sub>diode</sub>	Current through protection diode to V <sub>SSIO</sub>		–	–	100	μA

**Notes**

 39. See [Figure 6-10](#) on page 40 and [Figure 6-13](#) on page 43 for more information on SIO reference

40. Based on device characterization (Not production tested).

Figure 11-17. SIO Output High Voltage and Current, Unregulated Mode




Figure 11-18. SIO Output Low Voltage and Current, Unregulated Mode




Figure 11-19. SIO Output High Voltage and Current, Regulated Mode




Table 11-12. SIO AC Specifications

Parameter	Description	Conditions	Min	Typ	Max	Units
TriseF	Rise time in Fast Strong Mode (90/10%) <sup>[41]</sup>	Clload = 25 pF, V <sub>DDIO</sub> = 3.3 V	–	–	12	ns
TfallF	Fall time in Fast Strong Mode (90/10%) <sup>[41]</sup>	Clload = 25 pF, V <sub>DDIO</sub> = 3.3 V	–	–	12	ns
TriseS	Rise time in Slow Strong Mode (90/10%) <sup>[41]</sup>	Clload = 25 pF, V <sub>DDIO</sub> = 3.0 V	–	–	75	ns
TfallS	Fall time in Slow Strong Mode (90/10%) <sup>[41]</sup>	Clload = 25 pF, V <sub>DDIO</sub> = 3.0 V	–	–	60	ns

**Note**

41. Based on device characterization (Not production tested).



Table 11-12. SIO AC Specifications (continued)

Parameter	Description	Conditions	Min	Typ	Max	Units
Fsiout	SIO output operating frequency					
	2.7 V < V <sub>DDIO</sub> < 5.5 V, Unregulated output (GPIO) mode, fast strong drive mode	90/10% V <sub>DDIO</sub> into 25 pF	–	–	33	MHz
	1.71 V < V <sub>DDIO</sub> < 2.7 V, Unregulated output (GPIO) mode, fast strong drive mode	90/10% V <sub>DDIO</sub> into 25 pF	–	–	16	MHz
	3.3 V < V <sub>DDIO</sub> < 5.5 V, Unregulated output (GPIO) mode, slow strong drive mode	90/10% V <sub>DDIO</sub> into 25 pF	–	–	5	MHz
	1.71 V < V <sub>DDIO</sub> < 3.3 V, Unregulated output (GPIO) mode, slow strong drive mode	90/10% V <sub>DDIO</sub> into 25 pF	–	–	4	MHz
	2.7 V < V <sub>DDIO</sub> < 5.5 V, Regulated output mode, fast strong drive mode	Output continuously switching into 25 pF	–	–	20	MHz
	1.71 V < V <sub>DDIO</sub> < 2.7 V, Regulated output mode, fast strong drive mode	Output continuously switching into 25 pF	–	–	10	MHz
	1.71 V < V <sub>DDIO</sub> < 5.5 V, Regulated output mode, slow strong drive mode	Output continuously switching into 25 pF	–	–	2.5	MHz
Fsioin	SIO input operating frequency					
	1.71 V ≤ V <sub>DDIO</sub> ≤ 5.5 V	90/10% V <sub>DDIO</sub>	–	–	33	MHz

Figure 11-20. SIO Output Rise and Fall Times, Fast Strong Mode, V<sub>DDIO</sub> = 3.3 V, 25 pF Load





Figure 11-21. SIO Output Rise and Fall Times, Slow Strong Mode, V<sub>DDIO</sub> = 3.3 V, 25 pF Load



**Table 11-13. SIO Comparator Specifications<sup>[42]</sup>**

Parameter	Description	Conditions	Min	Typ	Max	Units
Vos	Offset voltage	$V_{DDIO} = 2\text{ V}$	–	–	68	mV
		$V_{DDIO} = 2.7\text{ V}$	–	–	72	
		$V_{DDIO} = 5.5\text{ V}$	–	–	82	
TCVos	Offset voltage drift with temp		–	–	250	$\mu\text{V}/^\circ\text{C}$
CMRR	Common mode rejection ratio	$V_{DDIO} = 2\text{ V}$	30	–	–	dB
		$V_{DDIO} = 2.7\text{ V}$	35	–	–	
		$V_{DDIO} = 5.5\text{ V}$	40	–	–	
Tresp	Response time		–	–	30	ns

### 11.4.3 USBIO

For operation in GPIO mode, the standard range for  $V_{DDD}$  applies, see [Device Level Specifications](#) on page 68.

**Table 11-14. USBIO DC Specifications**

Parameter	Description	Conditions	Min	Typ	Max	Units
Rusbi	USB D+ pull-up resistance	With idle bus	0.900	–	1.575	k $\Omega$
Rusba	USB D+ pull-up resistance	While receiving traffic	1.425	–	3.090	k $\Omega$
Vohusb	Static output high	15 k $\Omega$ $\pm$ 5% to Vss, internal pull-up enabled	2.8	–	3.6	V
Volusb	Static output low	15 k $\Omega$ $\pm$ 5% to Vss, internal pull-up enabled	–	–	0.3	V
Vohgpio	Output voltage high, GPIO mode	$I_{OH} = 4\text{ mA}$ , $V_{DDD} \geq 3\text{ V}$	2.4	–	–	V
Volgpio	Output voltage low, GPIO mode	$I_{OL} = 4\text{ mA}$ , $V_{DDD} \geq 3\text{ V}$	–	–	0.3	V
Vdi	Differential input sensitivity	$ (D+) - (D-) $	–	–	0.2	V
Vcm	Differential input common mode range	–	0.8	–	2.5	V
Vse	Single ended receiver threshold	–	0.8	–	2	V
Rps2	PS/2 pull-up resistance	In PS/2 mode, with PS/2 pull-up enabled	3	–	7	k $\Omega$
Rext	External USB series resistor	In series with each USB pin	21.78 (–1%)	22	22.22 (+1%)	$\Omega$
Zo	USB driver output impedance	Including Rext	28	–	44	$\Omega$
C <sub>IN</sub>	USB transceiver input capacitance	–	–	–	20	pF
I <sub>IL</sub> <sup>[42]</sup>	Input leakage current (absolute value)	25 °C, $V_{DDD} = 3.0\text{ V}$	–	–	2	nA

**Note**

42. Based on device characterization (Not production tested).

Figure 11-22. USBIO Output High Voltage and Current, GPIO Mode




Figure 11-23. USBIO Output Low Voltage and Current, GPIO Mode





Table 11-15. USBIO AC Specifications

Parameter	Description	Conditions	Min	Typ	Max	Units
Td <sub>rate</sub>	Full-speed data rate average bit rate		12 – 0.25%	12	12 + 0.25%	MHz
Tj <sub>r1</sub>	Receiver data jitter tolerance to next transition		–8	–	8	ns
Tj <sub>r2</sub>	Receiver data jitter tolerance to pair transition		–5	–	5	ns
Td <sub>j1</sub>	Driver differential jitter to next transition		–3.5	–	3.5	ns
Td <sub>j2</sub>	Driver differential jitter to pair transition		–4	–	4	ns
Tf <sub>deop</sub>	Source jitter for differential transition to SE0 transition		–2	–	5	ns
Tf <sub>eopt</sub>	Source SE0 interval of EOP		160	–	175	ns
Tf <sub>eopr</sub>	Receiver SE0 interval of EOP		82	–	–	ns
Tf <sub>st</sub>	Width of SE0 interval during differential transition		–	–	14	ns
F <sub>gpio_out</sub>	GPIO mode output operating frequency	3 V ≤ V <sub>DDD</sub> ≤ 5.5 V	–	–	20	MHz
		V <sub>DDD</sub> = 1.71 V	–	–	6	MHz
Tr <sub>gpio</sub>	Rise time, GPIO mode, 10%/90% V <sub>DDD</sub>	V <sub>DDD</sub> > 3 V, 25 pF load	–	–	12	ns
		V <sub>DDD</sub> = 1.71 V, 25 pF load	–	–	40	ns
Tf <sub>gpio</sub>	Fall time, GPIO mode, 90%/10% V <sub>DDD</sub>	V <sub>DDD</sub> > 3 V, 25 pF load	–	–	12	ns
		V <sub>DDD</sub> = 1.71 V, 25 pF load	–	–	40	ns

**Figure 11-24. USBIO Output Rise and Fall Times, GPIO Mode,  $V_{DD} = 3.3\text{ V}$ , 25 pF Load**

**Table 11-16. USB Driver AC Specifications**

Parameter	Description	Conditions	Min	Typ	Max	Units
Tr	Transition rise time		–	–	20	ns
Tf	Transition fall time		–	–	20	ns
TR	Rise/fall time matching	$V_{USB\_5}$ , $V_{USB\_3.3}$ , see <a href="#">USB DC Specifications</a> on page 98	90%	–	111%	
Vcrs	Output signal crossover voltage		1.3	–	2	V

#### 11.4.4 XRES

**Table 11-17. XRES DC Specifications**

Parameter	Description	Conditions	Min	Typ	Max	Units
$V_{IH}$	Input voltage high threshold		$0.7 \times V_{DDIO}$	–	–	V
$V_{IL}$	Input voltage low threshold		–	–	$0.3 \times V_{DDIO}$	V
Rpullup	Pull-up resistor		3.5	5.6	8.5	k $\Omega$
$C_{IN}$	Input capacitance <sup>[43]</sup>		–	3	–	pF
$V_H$	Input voltage hysteresis (Schmitt-Trigger) <sup>[43]</sup>		–	100	–	mV
Idiode	Current through protection diode to $V_{DDIO}$ and $V_{SSIO}$		–	–	100	$\mu\text{A}$

**Table 11-18. XRES AC Specifications**

Parameter	Description	Conditions	Min	Typ	Max	Units
$T_{RESET}$	Reset pulse width		1	–	–	$\mu\text{s}$

**Note**

43. Based on device characterization (Not production tested).

## 11.5 Analog Peripherals

Specifications are valid for  $-40\text{ }^{\circ}\text{C} \leq T_A \leq 85\text{ }^{\circ}\text{C}$  and  $T_J \leq 100\text{ }^{\circ}\text{C}$ , except where noted. Specifications are valid for 1.71 V to 5.5 V, except where noted.

### 11.5.1 Delta-sigma ADC

Unless otherwise specified, operating conditions are:

- Operation in continuous sample mode
- fclk = 6.144 MHz
- Reference = 1.024 V internal reference bypassed on P3.2 or P0.3
- Unless otherwise specified, all charts and graphs show typical values

**Table 11-19. 12-bit Delta-sigma ADC DC Specifications**

Parameter	Description	Conditions	Min	Typ	Max	Units
	Resolution		8	–	12	bits
	Number of channels, single ended		–	–	No. of GPIO	–
	Number of channels, differential	Differential pair is formed using a pair of GPIOs.	–	–	No. of GPIO/2	–
	Monotonic	Yes	–	–	–	–
Ge	Gain error	Buffered, buffer gain = 1, Range = $\pm 1.024\text{ V}$ , $25\text{ }^{\circ}\text{C}$	–	–	$\pm 0.2$	%
Gd	Gain drift	Buffered, buffer gain = 1, Range = $\pm 1.024\text{ V}$	–	–	50	ppm/ $^{\circ}\text{C}$
Vos	Input offset voltage	Buffered, 12-bit mode	–	–	$\pm 0.1$	mV
TCVos	Temperature coefficient, input offset voltage	Buffer gain = 1, 12-bit, Range = $\pm 1.024\text{ V}$	–	–	1	$\mu\text{V}/^{\circ}\text{C}$
	Input voltage range, single ended <sup>[45]</sup>		$V_{SSA}$	–	$V_{DDA}$	V
	Input voltage range, differential unbuffered <sup>[45]</sup>		$V_{SSA}$	–	$V_{DDA}$	V
	Input voltage range, differential, buffered <sup>[45]</sup>		$V_{SSA}$	–	$V_{DDA} - 1$	V
INL12	Integral non linearity <sup>[45]</sup>	Range = $\pm 1.024\text{ V}$ , unbuffered	–	–	$\pm 1$	LSB
DNL12	Differential non linearity <sup>[45]</sup>	Range = $\pm 1.024\text{ V}$ , unbuffered	–	–	$\pm 1$	LSB
INL8	Integral non linearity <sup>[45]</sup>	Range = $\pm 1.024\text{ V}$ , unbuffered	–	–	$\pm 1$	LSB
DNL8	Differential non linearity <sup>[45]</sup>	Range = $\pm 1.024\text{ V}$ , unbuffered	–	–	$\pm 1$	LSB
Rin_Buff	ADC input resistance	Input buffer used	10	–	–	M $\Omega$
Rin_ADC12	ADC input resistance	Input buffer bypassed, 12 bit, Range = $\pm 1.024\text{ V}$	–	148 <sup>[46]</sup>	–	k $\Omega$
Rin_ExtRef	ADC external reference input resistance		–	70 <sup>[46, 47]</sup>	–	k $\Omega$
Vextref	ADC external reference input voltage, see also internal reference in <a href="#">Voltage Reference</a> on page 86	Pins P0[3], P3[2]	0.9	–	1.3	V
<b>Current Consumption</b>						
I <sub>DD_12</sub>	I <sub>DDA</sub> + I <sub>DDD</sub> current consumption, 12 bit <sup>[45]</sup>	192 ksps, unbuffered	–	–	1.95	mA
I <sub>BUFF</sub>	Buffer current consumption <sup>[45]</sup>		–	–	2.5	mA

#### Notes


45. Based on device characterization (not production tested).
46. By using switched capacitors at the ADC input an effective input resistance is created. Holding the gain and number of bits constant, the resistance is proportional to the inverse of the clock frequency. This value is calculated, not measured. For more information see the Technical Reference Manual.
47. Recommend an external reference device with an output impedance <100  $\Omega$ , for example, the LM185/285/385 family. A 1- $\mu\text{F}$  capacitor is recommended. For more information, see [AN61290 - PSoc® 3 and PSoc 5LP Hardware Design Considerations](#).

**Table 11-20. Delta-sigma ADC AC Specifications**

Parameter	Description	Conditions	Min	Typ	Max	Units
	Startup time		–	–	4	Samples
THD	Total harmonic distortion <sup>[48]</sup>	Buffer gain = 1, 12-bit, Range = ±1.024 V	–	–	0.0032	%
<b>12-Bit Resolution Mode</b>						
SR12	Sample rate, continuous, high power <sup>[48]</sup>	Range = ±1.024 V, unbuffered	4	–	192	ksps
BW12	Input bandwidth at max sample rate <sup>[48]</sup>	Range = ±1.024 V, unbuffered	–	44	–	kHz
SINAD12int	Signal to noise ratio, 12-bit, internal reference <sup>[48]</sup>	Range = ±1.024 V, unbuffered	66	–	–	dB
<b>8-Bit Resolution Mode</b>						
SR8	Sample rate, continuous, high power <sup>[48]</sup>	Range = ±1.024 V, unbuffered	8	–	384	ksps
BW8	Input bandwidth at max sample rate <sup>[48]</sup>	Range = ±1.024 V, unbuffered	–	88	–	kHz
SINAD8int	Signal to noise ratio, 8-bit, internal reference <sup>[48]</sup>	Range = ±1.024 V, unbuffered	43	–	–	dB

**Table 11-21. Delta-sigma ADC Sample Rates, Range = ±1.024 V**

Resolution, Bits	Continuous		Multi-Sample	
	Min	Max	Min	Max
8	8000	384000	1911	91701
9	6400	307200	1543	74024
10	5566	267130	1348	64673
11	4741	227555	1154	55351
12	4000	192000	978	46900

**Figure 11-25. Delta-sigma ADC IDD vs sps, Range = ±1.024 V, Continuous Sample Mode, Input Buffer Bypassed**

**Note**

48. Based on device characterization (Not production tested).

### 11.5.2 Voltage Reference

**Table 11-22. Voltage Reference Specifications**

 See also ADC external reference specifications in [Section 11.5.1](#).

Parameter	Description	Conditions	Min	Typ	Max	Units
V <sub>REF</sub>	Precision reference voltage	Initial trimming, 25 °C	1.014 (–1%)	1.024	1.034 (+1%)	V

### 11.5.3 Analog Globals

**Table 11-23. Analog Globals Specifications**

Parameter	Description	Conditions	Min	Typ	Max	Units
R <sub>ppag</sub>	Resistance pin-to-pin through P2[4], AGL0, DSM INP, AGL1, P2[5] <sup>[49]</sup>	V <sub>DDA</sub> = 3 V	–	1472	2200	Ω
R <sub>ppmuxbus</sub>	Resistance pin-to-pin through P2[3], amuxbusL, P2[4] <sup>[49]</sup>	V <sub>DDA</sub> = 3 V	–	706	1100	Ω

### 11.5.4 Comparator

**Table 11-24. Comparator DC Specifications**

Parameter	Description	Conditions	Min	Typ	Max	Units
V <sub>OS</sub>	Input offset voltage in fast mode	Factory trim, V <sub>DDA</sub> > 2.7 V, V <sub>IN</sub> ≥ 0.5 V	–		10	mV
	Input offset voltage in slow mode	Factory trim, V <sub>IN</sub> ≥ 0.5 V	–		9	mV
	Input offset voltage in fast mode <sup>[50]</sup>	Custom trim	–	–	4	mV
	Input offset voltage in slow mode <sup>[50]</sup>	Custom trim	–	–	4	mV
	Input offset voltage in ultra low-power mode	V <sub>DDA</sub> ≤ 4.6 V	–	±12	–	mV
V <sub>HYST</sub>	Hysteresis	Hysteresis enable mode	–	10	32	mV
V <sub>ICM</sub>	Input common mode voltage	High current / fast mode	V <sub>SSA</sub>	–	V <sub>DDA</sub>	V
		Low current / slow mode	V <sub>SSA</sub>	–	V <sub>DDA</sub>	V
		Ultra low power mode V <sub>DDA</sub> ≤ 4.6 V	V <sub>SSA</sub>	–	V <sub>DDA</sub> – 1.15	
CMRR	Common mode rejection ratio		–	50	–	dB
I <sub>CMP</sub>	High current mode/fast mode <sup>[51]</sup>		–	–	400	μA
	Low current mode/slow mode <sup>[51]</sup>		–	–	100	μA
	Ultra low-power mode <sup>[51]</sup>	V <sub>DDA</sub> ≤ 4.6 V	–	6	–	μA

**Table 11-25. Comparator AC Specifications**

Parameter	Description	Conditions	Min	Typ	Max	Units
T <sub>resp</sub>	Response time, high current mode <sup>[51]</sup>	50 mV overdrive, measured pin-to-pin	–	75	110	ns
	Response time, low current mode <sup>[51]</sup>	50 mV overdrive, measured pin-to-pin	–	155	200	ns
	Response time, ultra low-power mode <sup>[51]</sup>	50 mV overdrive, measured pin-to-pin, V <sub>DDA</sub> ≤ 4.6 V	–	55	–	μs

**Notes**

 49. The resistance of the analog global and analog mux bus is high if V<sub>DDA</sub> ≤ 2.7 V, and the chip is in either sleep or hibernate mode. Use of analog global and analog mux bus under these conditions is not recommended

50. The recommended procedure for using a custom trim value for the on-chip comparators can be found in the TRM.

51. Based on device characterization (Not production tested).

### 11.5.5 Current Digital-to-analog Converter (IDAC)

All specifications are based on use of the low-resistance IDAC output pins (see [Pin Descriptions](#) on page 12 for details). See the IDAC component data sheet in PSoC Creator for full electrical specifications and APIs.

Unless otherwise specified, all charts and graphs show typical values.

**Table 11-26. IDAC DC Specifications**

Parameter	Description	Conditions	Min	Typ	Max	Units
	Resolution		–	–	8	bits
I <sub>OUT</sub>	Output current at code = 255	Range = 2.04 mA, code = 255, V <sub>D<sub>DDA</sub></sub> ≥ 2.7 V, R <sub>load</sub> = 600 Ω	–	2.04	–	mA
		Range = 2.04 mA, high speed mode, code = 255, V <sub>D<sub>DDA</sub></sub> ≤ 2.7 V, R <sub>load</sub> = 300 Ω	–	2.04	–	mA
		Range = 255 μA, code = 255, R <sub>load</sub> = 600 Ω	–	255	–	μA
		Range = 31.875 μA, code = 255, R <sub>load</sub> = 600 Ω	–	31.875	–	μA
	Monotonicity		–	–	Yes	
E <sub>zs</sub>	Zero scale error		–	0	±1	LSB
E <sub>g</sub>	Gain error	Range = 2.04 mA, 25 °C	–	–	±2.5	%
		Range = 255 μA, 25 °C	–	–	±2.5	%
		Range = 31.875 μA, 25 °C	–	–	±3.5	%
TC_E <sub>g</sub>	Temperature coefficient of gain error	Range = 2.04 mA	–	–	0.04	% / °C
		Range = 255 μA	–	–	0.04	% / °C
		Range = 31.875 μA	–	–	0.05	% / °C
INL	Integral nonlinearity	Sink mode, range = 255 μA, Codes 8 – 255, R <sub>load</sub> = 2.4 kΩ, C <sub>load</sub> = 15 pF	–	±0.9	±1	LSB
		Source mode, range = 255 μA, Codes 8 – 255, R <sub>load</sub> = 2.4 kΩ, C <sub>load</sub> = 15 pF	–	±1.2	±1.6	LSB
DNL	Differential nonlinearity	Sink mode, range = 255 μA, R <sub>load</sub> = 2.4 kΩ, C <sub>load</sub> = 15 pF	–	±0.3	±1	LSB
		Source mode, range = 255 μA, R <sub>load</sub> = 2.4 kΩ, C <sub>load</sub> = 15 pF	–	±0.3	±1	LSB
V <sub>compliance</sub>	Dropout voltage, source or sink mode	Voltage headroom at max current, R <sub>load</sub> to V <sub>D<sub>DDA</sub></sub> or R <sub>load</sub> to V <sub>S<sub>SA</sub></sub> , V <sub>D<sub>DIFF</sub></sub> from V <sub>D<sub>DDA</sub></sub>	1	–	–	V



**Table 11-26. IDAC DC Specifications (continued)**

Parameter	Description	Conditions	Min	Typ	Max	Units
I <sub>DD</sub>	Operating current, code = 0	Low speed mode, source mode, range = 31.875 $\mu$ A	–	44	100	$\mu$ A
		Low speed mode, source mode, range = 255 $\mu$ A,	–	33	100	$\mu$ A
		Low speed mode, source mode, range = 2.04 mA	–	33	100	$\mu$ A
		Low speed mode, sink mode, range = 31.875 $\mu$ A	–	36	100	$\mu$ A
		Low speed mode, sink mode, range = 255 $\mu$ A	–	33	100	$\mu$ A
		Low speed mode, sink mode, range = 2.04 mA	–	33	100	$\mu$ A
		High speed mode, source mode, range = 31.875 $\mu$ A	–	310	500	$\mu$ A
		High speed mode, source mode, range = 255 $\mu$ A	–	305	500	$\mu$ A
		High speed mode, source mode, range = 2.04 mA	–	305	500	$\mu$ A
		High speed mode, sink mode, range = 31.875 $\mu$ A	–	310	500	$\mu$ A
		High speed mode, sink mode, range = 255 $\mu$ A	–	300	500	$\mu$ A
		High speed mode, sink mode, range = 2.04 mA	–	300	500	$\mu$ A



**Figure 11-26. IDAC INL vs Input Code, Range = 255  $\mu$ A, Source Mode**

**Figure 11-27. IDAC INL vs Input Code, Range = 255  $\mu$ A, Sink Mode**


Figure 11-28. IDAC DNL vs Input Code, Range = 255  $\mu$ A, Source Mode




Figure 11-29. IDAC DNL vs Input Code, Range = 255  $\mu$ A, Sink Mode




Figure 11-30. IDAC INL vs Temperature, Range = 255  $\mu$ A, High speed mode




Figure 11-31. IDAC DNL vs Temperature, Range = 255  $\mu$ A, High speed mode




Figure 11-32. IDAC Full Scale Error vs Temperature, Range = 255  $\mu$ A, Source Mode




Figure 11-33. IDAC Full Scale Error vs Temperature, Range = 255  $\mu$ A, Sink Mode




Figure 11-34. IDAC Operating Current vs Temperature, Range = 255  $\mu$ A, Code = 0, Source Mode









Figure 11-35. IDAC Operating Current vs Temperature, Range = 255  $\mu$ A, Code = 0, Sink Mode



**Table 11-27. IDAC AC Specifications**

Parameter	Description	Conditions	Min	Typ	Max	Units
F <sub>DAC</sub>	Update rate		–	–	8	Msp/s
T <sub>SETTLE</sub>	Settling time to 0.5 LSB	Range = 31.875 $\mu$ A or 255 $\mu$ A, full scale transition, High speed mode, 600 $\Omega$ 15-pF load	–	–	125	ns
	Current noise	Range = 255 $\mu$ A, source mode, High speed mode, V <sub>D<sub>DA</sub></sub> = 5 V, 10 kHz	–	340	–	pA/sqrtHz

**Figure 11-36. IDAC Step Response, Codes 0x40 - 0xC0, 255  $\mu$ A Mode, Source Mode, High speed mode, V<sub>D<sub>DA</sub></sub> = 5 V**

**Figure 11-37. IDAC Glitch Response, Codes 0x7F - 0x80, 255  $\mu$ A Mode, Source Mode, High speed mode, V<sub>D<sub>DA</sub></sub> = 5 V**

**Figure 11-38. IDAC PSRR vs Frequency**

**Figure 11-39. IDAC Current Noise, 255  $\mu$ A Mode, Source Mode, High speed mode, V<sub>D<sub>DA</sub></sub> = 5 V**


### 11.5.6 Voltage Digital to Analog Converter (VDAC)


See the VDAC component datasheet in PSoC Creator for full electrical specifications and APIs.

Unless otherwise specified, all charts and graphs show typical values.


**Table 11-28. VDAC DC Specifications**

Parameter	Description	Conditions	Min	Typ	Max	Units
	Resolution		–	8	–	bits
INL1	Integral nonlinearity	1 V scale	–	±2.1	±2.5	LSB
INL4	Integral nonlinearity <sup>[52]</sup>	4 V scale	–	±2.1	±2.5	LSB
DNL1	Differential nonlinearity	1 V scale	–	±0.3	±1	LSB
DNL4	Differential nonlinearity <sup>[52]</sup>	4 V scale	–	±0.3	±1	LSB
Rout	Output resistance	1 V scale	–	4	–	kΩ
		4 V scale	–	16	–	kΩ
V <sub>OUT</sub>	Output voltage range, code = 255	1 V scale	–	1.02	–	V
		4 V scale, V <sub>DDA</sub> = 5 V	–	4.08	–	V
	Monotonicity		–	–	Yes	–
V <sub>OS</sub>	Zero scale error		–	0	±0.9	LSB
Eg	Gain error	1 V scale	–	–	±2.5	%
		4 V scale	–	–	±2.5	%
TC_Eg	Temperature coefficient, gain error	1 V scale	–	–	0.03	%FSR / °C
		4 V scale	–	–	0.03	%FSR / °C
I <sub>DD</sub>	Operating current	Low speed mode	–	–	100	μA
		High speed mode	–	–	500	μA

**Figure 11-40. VDAC INL vs Input Code, 1 V Mode**



**Figure 11-41. VDAC DNL vs Input Code, 1 V Mode**



**Note**

52. Based on device characterization (Not production tested).

Figure 11-42. VDAC INL vs Temperature, 1 V Mode




Figure 11-43. VDAC DNL vs Temperature, 1 V Mode




Figure 11-44. VDAC Full Scale Error vs Temperature, 1 V Mode




Figure 11-45. VDAC Full Scale Error vs Temperature, 4 V Mode




Figure 11-46. VDAC Operating Current vs Temperature, 1V Mode, Low speed mode




Figure 11-47. VDAC Operating Current vs Temperature, 1 V Mode, High speed mode




Table 11-29. VDAC AC Specifications t

Parameter	Description	Conditions	Min	Typ	Max	Units
F <sub>DAC</sub>	Update rate	1 V scale	–	–	1000	ksp/s
		4 V scale	–	–	250	ksp/s
T <sub>settleP</sub>	Settling time to 0.1%, step 25% to 75%	1 V scale, Cload = 15 pF	–	0.45	1	μs
		4 V scale, Cload = 15 pF	–	0.8	3.2	μs
T <sub>settleN</sub>	Settling time to 0.1%, step 75% to 25%	1 V scale, Cload = 15 pF	–	0.45	1	μs
		4 V scale, Cload = 15 pF	–	0.7	3	μs
	Voltage noise	Range = 1 V, High speed mode, V <sub>D<sub>DA</sub></sub> = 5 V, 10 kHz	–	750	–	nV/sqrtHz

Figure 11-48. VDAC Step Response, Codes 0x40 - 0xC0, 1 V Mode, High speed mode, V<sub>D<sub>DA</sub></sub> = 5 V




Figure 11-49. VDAC Glitch Response, Codes 0x7F - 0x80, 1 V Mode, High speed mode, V<sub>D<sub>DA</sub></sub> = 5 V




Figure 11-50. VDAC PSRR vs Frequency





Figure 11-51. VDAC Voltage Noise, 1 V Mode, High speed mode, V<sub>D<sub>DA</sub></sub> = 5 V



## 11.5.7 Temperature Sensor

**Table 11-30. Temperature Sensor Specifications**

Parameter	Description	Conditions	Min	Typ	Max	Units
	Temp sensor accuracy	Range: -40 °C to +85 °C	-	±5	-	°C

## 11.5.8 LCD Direct Drive

**Table 11-31. LCD Direct Drive DC Specifications**

Parameter	Description	Conditions	Min	Typ	Max	Units
$I_{CC}$	LCD system operating current	Device sleep mode with wakeup at 400-Hz rate to refresh LCDs, bus clock = 3 MHz, $V_{DDIO} = V_{DDA} = 3\text{ V}$ , 4 commons, 16 segments, 1/4 duty cycle, 50 Hz frame rate, no glass connected	-	38	-	$\mu\text{A}$
$I_{CC\_SEG}$	Current per segment driver	Strong drive mode	-	260	-	$\mu\text{A}$
$V_{BIAS}$	LCD bias range ( $V_{BIAS}$ refers to the main output voltage(V0) of LCD DAC)	$V_{DDA} \geq 3\text{ V}$ and $V_{DDA} \geq V_{BIAS}$	2	-	5	V
	LCD bias step size	$V_{DDA} \geq 3\text{ V}$ and $V_{DDA} \geq V_{BIAS}$	-	$9.1 \times V_{DDA}$	-	mV
	LCD capacitance per segment/common driver	Drivers may be combined	-	500	5000	pF
	Long term segment offset		-	-	20	mV
$I_{OUT}$	Output drive current per segment driver)	$V_{DDIO} = 5.5\text{V}$ , strong drive mode	355	-	710	$\mu\text{A}$

**Table 11-32. LCD Direct Drive AC Specifications**

Parameter	Description	Conditions	Min	Typ	Max	Units
$f_{LCD}$	LCD frame rate		10	50	150	Hz



## 11.6 Digital Peripherals

Specifications are valid for  $-40\text{ }^{\circ}\text{C} \leq T_A \leq 85\text{ }^{\circ}\text{C}$  and  $T_J \leq 100\text{ }^{\circ}\text{C}$ , except where noted. Specifications are valid for 1.71 V to 5.5 V, except where noted.

### 11.6.1 Timer

The following specifications apply to the Timer/Counter/PWM peripheral in timer mode. Timers can also be implemented in UDBs; for more information, see the Timer component datasheet in PSoC Creator.

**Table 11-33. Timer DC Specifications**

Parameter	Description	Conditions	Min	Typ	Max	Units
	Block current consumption	16-bit timer, at listed input clock frequency	–	–	–	$\mu\text{A}$
	3 MHz		–	15	–	$\mu\text{A}$
	12 MHz		–	60	–	$\mu\text{A}$
	50 MHz		–	260	–	$\mu\text{A}$

**Table 11-34. Timer AC Specifications**

Parameter	Description	Conditions	Min	Typ	Max	Units
	Operating frequency		DC	–	50.01	MHz
	Capture pulse width (Internal)		21	–	–	ns
	Capture pulse width (external)		42	–	–	ns
	Timer resolution		21	–	–	ns
	Enable pulse width		21	–	–	ns
	Enable pulse width (external)		42	–	–	ns
	Reset pulse width		21	–	–	ns
	Reset pulse width (external)		42	–	–	ns

### 11.6.2 Counter

The following specifications apply to the Timer/Counter/PWM peripheral, in counter mode. Counters can also be implemented in UDBs; for more information, see the Counter component datasheet in PSoC Creator.

**Table 11-35. Counter DC Specifications**

Parameter	Description	Conditions	Min	Typ	Max	Units
	Block current consumption	16-bit counter, at listed input clock frequency	–	–	–	$\mu\text{A}$
	3 MHz		–	15	–	$\mu\text{A}$
	12 MHz		–	60	–	$\mu\text{A}$
	50 MHz		–	260	–	$\mu\text{A}$

**Table 11-36. Counter AC Specifications**

Parameter	Description	Conditions	Min	Typ	Max	Units
	Operating frequency		DC	–	50.01	MHz
	Capture pulse		21	–	–	ns
	Resolution		21	–	–	ns
	Pulse width		21	–	–	ns
	Pulse width (external)		42	–	–	ns
	Enable pulse width		21	–	–	ns
	Enable pulse width (external)		42	–	–	ns
	Reset pulse width		21	–	–	ns
	Reset pulse width (external)		42	–	–	ns

### 11.6.3 Pulse Width Modulation

The following specifications apply to the Timer/Counter/PWM peripheral, in PWM mode. PWM components can also be implemented in UDBs; for more information, see the PWM component datasheet in PSoC Creator.

**Table 11-37. PWM DC Specifications**

Parameter	Description	Conditions	Min	Typ	Max	Units
	Block current consumption	16-bit PWM, at listed input clock frequency	–	–	–	μA
	3 MHz		–	15	–	μA
	12 MHz		–	60	–	μA
	50 MHz		–	260	–	μA

**Table 11-38. Pulse Width Modulation (PWM) AC Specifications**

Parameter	Description	Conditions	Min	Typ	Max	Units
	Operating frequency		DC	–	50.01	MHz
	Pulse width		21	–	–	ns
	Pulse width (external)		42	–	–	ns
	Kill pulse width		21	–	–	ns
	Kill pulse width (external)		42	–	–	ns
	Enable pulse width		21	–	–	ns
	Enable pulse width (external)		42	–	–	ns
	Reset pulse width		21	–	–	ns
	Reset pulse width (external)		42	–	–	ns

### 11.6.4 I<sup>2</sup>C

**Table 11-39. Fixed I<sup>2</sup>C DC Specifications**

Parameter	Description	Conditions	Min	Typ	Max	Units
	Block current consumption	Enabled, configured for 100 kbps	–	–	250	μA
		Enabled, configured for 400 kbps	–	–	260	μA
		Wake from sleep mode	–	–	30	μA

**Table 11-40. Fixed I<sup>2</sup>C AC Specifications**

Parameter	Description	Conditions	Min	Typ	Max	Units
	Bit rate		–	–	1	Mbps

### 11.6.5 Controller Area Network

**Table 11-41. CAN DC Specifications<sup>[53]</sup>**

Parameter	Description	Conditions	Min	Typ	Max	Units
I <sub>DD</sub>	Block current consumption		–	–	200	μA

**Table 11-42. CAN AC Specifications<sup>[53]</sup>**

Parameter	Description	Conditions	Min	Typ	Max	Units
	Bit rate	Minimum 8 MHz clock	–	–	1	Mbit

**Note**

53. Refer to ISO 11898 specification for details.

## 11.6.6 USB

**Table 11-43. USB DC Specifications**

Parameter	Description	Conditions	Min	Typ	Max	Units
V <sub>USB_5</sub>	Device supply (V <sub>DDD</sub> ) for USB operation	USB configured, USB regulator enabled	4.35	–	5.25	V
V <sub>USB_3.3</sub>		USB configured, USB regulator bypassed	3.15	–	3.6	V
V <sub>USB_3</sub>		USB configured, USB regulator bypassed <sup>[54]</sup>	2.85	–	3.6	V
I <sub>USB_Configured</sub>	Device supply current in device active mode, bus clock and IMO = 24 MHz	V <sub>DDD</sub> = 5 V, F <sub>CPU</sub> = 1.5 MHz	–	10	–	mA
		V <sub>DDD</sub> = 3.3 V, F <sub>CPU</sub> = 1.5 MHz	–	8	–	mA
I <sub>USB_Suspended</sub>	Device supply current in device sleep mode	V <sub>DDD</sub> = 5 V, connected to USB host, PICU configured to wake on USB resume signal	–	0.5	–	mA
		V <sub>DDD</sub> = 5 V, disconnected from USB host	–	0.3	–	mA
		V <sub>DDD</sub> = 3.3 V, connected to USB host, PICU configured to wake on USB resume signal	–	0.5	–	mA
		V <sub>DDD</sub> = 3.3 V, disconnected from USB host	–	0.3	–	mA

## 11.6.7 Universal Digital Blocks (UDBs)


PSoC Creator provides a library of pre-built and tested standard digital peripherals (UART, SPI, LIN, PRS, CRC, timer, counter, PWM, AND, OR, and so on) that are mapped to the UDB array. See the component datasheets in PSoC Creator for full AC/DC specifications, APIs, and example code.

**Table 11-44. UDB AC Specifications**

Parameter	Description	Conditions	Min	Typ	Max	Units
Datapath Performance						
F <sub>MAX_TIMER</sub>	Maximum frequency of 16-bit timer in a UDB pair		–	–	50.01	MHz
F <sub>MAX_ADDER</sub>	Maximum frequency of 16-bit adder in a UDB pair		–	–	50.01	MHz
F <sub>MAX_CRC</sub>	Maximum frequency of 16-bit CRC/PRS in a UDB pair		–	–	50.01	MHz
PLD Performance						
F <sub>MAX_PLD</sub>	Maximum frequency of a two-pass PLD function in a UDB pair		–	–	50.01	MHz
Clock to Output Performance						
t <sub>CLK_OUT</sub>	Propagation delay for clock in to data out, see <a href="#">Figure 11-52</a> on page 99.	25 °C, V <sub>DDD</sub> ≥ 2.7 V	–	20	25	ns
t <sub>CLK_OUT</sub>	Propagation delay for clock in to data out, see <a href="#">Figure 11-52</a> on page 99.	Worst-case placement, routing, and pin selection	–	–	55	ns

**Note**

54. Rise/fall time matching (TR) not guaranteed, see [USB Driver AC Specifications](#) on page 83.

**Figure 11-52. Clock to Output Performance**


## 11.7 Memory

Specifications are valid for  $-40\text{ }^{\circ}\text{C} \leq T_A \leq 85\text{ }^{\circ}\text{C}$  and  $T_J \leq 100\text{ }^{\circ}\text{C}$ , except where noted. Specifications are valid for 1.71 V to 5.5 V, except where noted.

### 11.7.1 Flash

**Table 11-45. Flash DC Specifications**

Parameter	Description	Conditions	Min	Typ	Max	Units
	Erase and program voltage	$V_{DD}$ pin	1.71	–	5.5	V

**Table 11-46. Flash AC Specifications**

Parameter	Description	Conditions	Min	Typ	Max	Units
$T_{WRITE}$	Row write time (erase + program)		–	15	20	ms
$T_{ERASE}$	Row erase time		–	10	13	ms
	Row program time		–	5	7	ms
$T_{BULK}$	Bulk erase time (16 KB to 64 KB)		–	–	35	ms
	Sector erase time (8 KB to 16 KB)		–	–	15	ms
$T_{PROG}$	Total device programming time	No overhead <sup>[55]</sup>	–	1.5	2	seconds
	Flash data retention time, retention period measured from last erase cycle	Average ambient temp. $T_A \leq 55\text{ }^{\circ}\text{C}$ , 100 K erase/program cycles	20	–	–	years
		Average ambient temp. $T_A \leq 85\text{ }^{\circ}\text{C}$ , 10 K erase/program cycles	10	–	–	

**Note**

55. See [PSoC<sup>®</sup> 3 Device Programming Specifications](#) for a description of a low-overhead method of programming PSoC 3 flash.

### 11.7.2 EEPROM

**Table 11-47. EEPROM DC Specifications**

Parameter	Description	Conditions	Min	Typ	Max	Units
	Erase and program voltage		1.71	–	5.5	V

**Table 11-48. EEPROM AC Specifications**

Parameter	Description	Conditions	Min	Typ	Max	Units
$T_{WRITE}$	Single row erase/write cycle time		–	10	20	ms
	EEPROM data retention time, retention period measured from last erase cycle	Average ambient temp, $T_A \leq 25^\circ\text{C}$ , 1M erase/program cycles	20	–	–	years
		Average ambient temp, $T_A \leq 55^\circ\text{C}$ , 100 K erase/program cycles	20	–	–	
		Average ambient temp. $T_A \leq 85^\circ\text{C}$ , 10 K erase/program cycles	10	–	–	

### 11.7.3 Nonvolatile Latches (NVL)

**Table 11-49. NVL DC Specifications**

Parameter	Description	Conditions	Min	Typ	Max	Units
	Erase and program voltage	$V_{DDD}$ pin	1.71	–	5.5	V

**Table 11-50. NVL AC Specifications**

Parameter	Description	Conditions	Min	Typ	Max	Units
	NVL endurance	Programmed at $25^\circ\text{C}$	1K	–	–	program/erase cycles
		Programmed at $0^\circ\text{C}$ to $70^\circ\text{C}$	100	–	–	program/erase cycles
	NVL data retention time	Average ambient temp. $T_A \leq 55^\circ\text{C}$	20	–	–	years
		Average ambient temp. $T_A \leq 85^\circ\text{C}$	10	–	–	years

### 11.7.4 SRAM

**Table 11-51. SRAM DC Specifications**

Parameter	Description	Conditions	Min	Typ	Max	Units
$V_{SRAM}$	SRAM retention voltage		1.2	–	–	V

**Table 11-52. SRAM AC Specifications**

Parameter	Description	Conditions	Min	Typ	Max	Units
$F_{SRAM}$	SRAM operating frequency		DC	–	50.01	MHz

11.7.5 External Memory Interface

Figure 11-53. Asynchronous Write and Read Cycle Timing, No Wait States




Table 11-53. Asynchronous Write and Read Timing Specifications<sup>[56]</sup>

Parameter	Description	Conditions	Min	Typ	Max	Units
Fbus_clock	Bus clock frequency <sup>[57]</sup>		–	–	33	MHz
Tbus_clock	Bus clock period <sup>[58]</sup>		30.3	–	–	ns
Twr_Setup	Time from EM_data valid to rising edge of EM_WE and EM_CE		$T_{bus\_clock} - 10$	–	–	ns
Trd_setup	Time that EM_data must be valid before rising edge of EM_OE		5	–	–	ns
Trd_hold	Time that EM_data must be valid after rising edge of EM_OE		5	–	–	ns

Notes

- 56. Based on device characterization (Not production tested).
- 57. EMIF signal timings are limited by GPIO frequency limitations. See “GPIO” section on page 76.
- 58. EMIF output signals are generally synchronized to bus clock, so EMIF signal timings are dependent on bus clock frequency.

Figure 11-54. Synchronous Write and Read Cycle Timing, No Wait States




Table 11-54. Synchronous Write and Read Timing Specifications<sup>[59]</sup>

Parameter	Description	Conditions	Min	Typ	Max	Units
Fbus_clock	Bus clock frequency <sup>[60]</sup>		–	–	33	MHz
Tbus_clock	Bus clock period <sup>[61]</sup>		30.3	–	–	ns
Twr_Setup	Time from EM_data valid to rising edge of EM_Clock		$T_{bus\_clock} - 10$	–	–	ns
Trd_setup	Time that EM_data must be valid before rising edge of EM_OE		5	–	–	ns
Trd_hold	Time that EM_data must be valid after rising edge of EM_OE		5	–	–	ns

Notes

59. Based on device characterization (Not production tested).

60. EMIF signal timings are limited by GPIO frequency limitations. See “GPIO” section on page 76.

61. EMIF output signals are generally synchronized to bus clock, so EMIF signal timings are dependent on bus clock frequency.

Figure 11-55. Synchronous Read Cycle Timing





Table 11-55. Synchronous Read Cycle Specifications

Parameter	Description	Conditions	Min	Typ	Max	Units
T	EMIF clock period <sup>[62]</sup>	$V_{DDA} \geq 3.3 \text{ V}$	30.3	–	–	ns
Tcp/2	EM_Clock pulse high		T/2	–	–	ns
Tceld	EM_CEn low to EM_Clock high		5	–	–	ns
Tcehd	EM_Clock high to EM_CEn high		T/2 – 5	–	–	ns
Taddriv	EM_Addr valid to EM_Clock high		5	–	–	ns
Taddriv	EM_Clock high to EM_Addr invalid		T/2 – 5	–	–	ns
Toeld	EM_OEn low to EM_Clock high		5	–	–	ns
Toehd	EM_Clock high to EM_OEn high		T	–	–	ns
Tds	Data valid before EM_OEn high		T + 15	–	–	ns
Tadschd	EM_ADSCn low to EM_Clock high		5	–	–	ns
Tadschd	EM_Clock high to EM_ADSCn high		T/2 – 5	–	–	ns

**Note**

62. Limited by GPIO output frequency, see Table 11-10 on page 77.



**Figure 11-56. Synchronous Write Cycle Timing**

**Table 11-56. Synchronous Write Cycle Specifications**

Parameter	Description	Conditions	Min	Typ	Max	Units
T	EMIF clock Period <sup>[63]</sup>	$V_{DDA} \geq 3.3 \text{ V}$	30.3	–	–	ns
Tcp/2	EM_Clock pulse high		T/2	–	–	ns
Tceld	EM_CEn low to EM_Clock high		5	–	–	ns
Tcehd	EM_Clock high to EM_CEn high		T/2 – 5	–	–	ns
Taddrv	EM_Addr valid to EM_Clock high		5	–	–	ns
Taddriv	EM_Clock high to EM_Addr invalid		T/2 – 5	–	–	ns
Tweld	EM_WEn low to EM_Clock high		5	–	–	ns
Twehd	EM_Clock high to EM_WEn high		T/2 – 5	–	–	ns
Tds	Data valid before EM_Clock high		5	–	–	ns
Tdh	Data invalid after EM_Clock high		T	–	–	ns
Tadscl	EM_ADSCn low to EM_Clock high		5	–	–	ns
Tadschd	EM_Clock high to EM_ADSCn high		T/2 – 5	–	–	ns

**Note**

63. Limited by GPIO output frequency, see Table 11-10 on page 77.

## 11.8 PSoC System Resources

Specifications are valid for  $-40\text{ }^{\circ}\text{C} \leq T_A \leq 85\text{ }^{\circ}\text{C}$  and  $T_J \leq 100\text{ }^{\circ}\text{C}$ , except where noted. Specifications are valid for 1.71 V to 5.5 V, except where noted.

### 11.8.1 POR with Brown Out

For brown out detect in regulated mode,  $V_{DDD}$  and  $V_{DDA}$  must be  $\geq 2.0\text{ V}$ . Brown out detect is not available in externally regulated mode.

**Table 11-57. Precise Low-Voltage Reset (PRES) with Brown Out DC Specifications**

Parameter	Description	Conditions	Min	Typ	Max	Units
PRESR	Rising trip voltage	Factory trim	1.64	–	1.68	V
PRESF	Falling trip voltage		1.62	–	1.66	V

**Table 11-58. Power-on Reset (POR) with Brown Out AC Specifications**

Parameter	Description	Conditions	Min	Typ	Max	Units
PRES_TR	Response time		–	–	0.5	$\mu\text{s}$
	$V_{DDD}/V_{DDA}$ droop rate	Sleep mode	–	5	–	V/sec

### 11.8.2 Voltage Monitors

**Table 11-59. Voltage Monitors DC Specifications**

Parameter	Description	Conditions	Min	Typ	Max	Units
LVI	Trip voltage					
	LVI_A/D_SEL[3:0] = 0000b		1.68	1.73	1.77	V
	LVI_A/D_SEL[3:0] = 0001b		1.89	1.95	2.01	V
	LVI_A/D_SEL[3:0] = 0010b		2.14	2.20	2.27	V
	LVI_A/D_SEL[3:0] = 0011b		2.38	2.45	2.53	V
	LVI_A/D_SEL[3:0] = 0100b		2.62	2.71	2.79	V
	LVI_A/D_SEL[3:0] = 0101b		2.87	2.95	3.04	V
	LVI_A/D_SEL[3:0] = 0110b		3.11	3.21	3.31	V
	LVI_A/D_SEL[3:0] = 0111b		3.35	3.46	3.56	V
	LVI_A/D_SEL[3:0] = 1000b		3.59	3.70	3.81	V
	LVI_A/D_SEL[3:0] = 1001b		3.84	3.95	4.07	V
	LVI_A/D_SEL[3:0] = 1010b		4.08	4.20	4.33	V
	LVI_A/D_SEL[3:0] = 1011b		4.32	4.45	4.59	V
	LVI_A/D_SEL[3:0] = 1100b		4.56	4.70	4.84	V
	LVI_A/D_SEL[3:0] = 1101b		4.83	4.98	5.13	V
LVI_A/D_SEL[3:0] = 1110b		5.05	5.21	5.37	V	
LVI_A/D_SEL[3:0] = 1111b		5.30	5.47	5.63	V	
HVI	Trip voltage		5.57	5.75	5.92	V

**Table 11-60. Voltage Monitors AC Specifications**

Parameter	Description	Conditions	Min	Typ	Max	Units
	Response time <sup>[64]</sup>		–	–	1	$\mu\text{s}$

**Note**

64. Based on device characterization (Not production tested).

11.8.3 Interrupt Controller

Table 11-61. Interrupt Controller AC Specifications

Parameter	Description	Conditions	Min	Typ	Max	Units
	Delay from interrupt signal input to ISR code execution from ISR code	Includes worse case completion of longest instruction DIV with 6 cycles	–	–	25	Tcy CPU

11.8.4 JTAG Interface

Figure 11-57. JTAG Interface Timing




Table 11-62. JTAG Interface AC Specifications<sup>[65]</sup>

Parameter	Description	Conditions	Min	Typ	Max	Units
f_TCK	TCK frequency	$3.3\text{ V} \leq V_{DD} \leq 5\text{ V}$	–	–	14 <sup>[66]</sup>	MHz
		$1.71\text{ V} \leq V_{DD} < 3.3\text{ V}$	–	–	7 <sup>[66]</sup>	MHz
T_TDI_setup	TDI setup before TCK high		$(T/10) - 5$	–	–	ns
T_TMS_setup	TMS setup before TCK high		T/4	–	–	
T_TDI_hold	TDI, TMS hold after TCK high	$T = 1/f_{TCK}$ max	T/4	–	–	
T_TDO_valid	TCK low to TDO valid	$T = 1/f_{TCK}$ max	–	–	2T/5	
T_TDO_hold	TDO hold after TCK high	$T = 1/f_{TCK}$ max	T/4	–	–	

Notes

- 65. Based on device characterization (Not production tested).
- 66. f\_TCK must also be no more than 1/3 CPU clock frequency.

11.8.5 SWD Interface

Figure 11-58. SWD Interface Timing




Table 11-63. SWD Interface AC Specifications<sup>[67]</sup>

Parameter	Description	Conditions	Min	Typ	Max	Units
f_SWDCCK	SWDCLK frequency	3.3 V ≤ V <sub>DD</sub> ≤ 5 V	–	–	14 <sup>[68]</sup>	MHz
		1.71 V ≤ V <sub>DD</sub> < 3.3 V	–	–	7 <sup>[68]</sup>	MHz
		1.71 V ≤ V <sub>DD</sub> < 3.3 V, SWD over USBIO pins	–	–	5.5 <sup>[68]</sup>	MHz
T_SWDI_setup	SWDIO input setup before SWDCK high	T = 1/f_SWDCCK max	T/4	–	–	
T_SWDI_hold	SWDIO input hold after SWDCK high	T = 1/f_SWDCCK max	T/4	–	–	
T_SWDO_valid	SWDCK high to SWDIO output	T = 1/f_SWDCCK max	–	–	2T/5	

11.8.6 SWV Interface

Table 11-64. SWV Interface AC Specifications<sup>[30]</sup>

Parameter	Description	Conditions	Min	Typ	Max	Units
	SWV mode SWV bit rate		–	–	33	Mbit

11.9 Clocking

Specifications are valid for –40 °C ≤ T<sub>A</sub> ≤ 85 °C and T<sub>J</sub> ≤ 100 °C, except where noted. Specifications are valid for 1.71 V to 5.5 V, except where noted.

11.9.1 Internal Main Oscillator

Table 11-65. IMO DC Specifications

Parameter	Description	Conditions	Min	Typ	Max	Units
	Supply current					
	24 MHz – USB mode	With oscillator locking to USB bus	–	–	500	μA
	24 MHz – non USB mode		–	–	300	μA
	12 MHz		–	–	200	μA
	6 MHz		–	–	180	μA
	3 MHz		–	–	150	μA

Notes

- 67. Based on device characterization (Not production tested).
- 68. f\_SWDCCK must also be no more than 1/3 CPU clock frequency.

Figure 11-59. IMO Current vs. Frequency




Table 11-66. IMO AC Specifications

Parameter	Description	Conditions	Min	Typ	Max	Units
F <sub>IMO</sub>	IMO frequency stability (with factory trim)					
	24 MHz – Non USB mode		-4	-	4	%
	24 MHz – USB mode	With oscillator locking to USB bus	-0.25	-	0.25	%
	12 MHz		-3	-	3	%
	6 MHz		-2	-	2	%
	3 MHz		-2	-	2	%
	Startup time <sup>[69]</sup>	From enable (during normal system operation)	-	-	13	µs
J <sub>p-p</sub>	Jitter (peak to peak) <sup>[69]</sup>					
	F = 24 MHz		-	0.9	-	ns
	F = 3 MHz		-	1.6	-	ns
J <sub>period</sub>	Jitter (long term) <sup>[69]</sup>					
	F = 24 MHz		-	0.9	-	ns
	F = 3 MHz		-	12	-	ns

Figure 11-60. IMO Frequency Variation vs. Temperature





Figure 11-61. IMO Frequency Variation vs. V<sub>CC</sub>



Note

69. Based on device characterization (Not production tested).

11.9.2 Internal Low-Speed Oscillator

Table 11-67. ILO DC Specifications

Parameter	Description	Conditions	Min	Typ	Max	Units
I <sub>CC</sub>	Operating current <sup>[70]</sup>	F <sub>OUT</sub> = 1 kHz	–	–	1.7	μA
		F <sub>OUT</sub> = 33 kHz	–	–	2.6	μA
		F <sub>OUT</sub> = 100 kHz	–	–	2.6	μA
	Leakage current <sup>[70]</sup>	Power down mode	–	–	15	nA

Table 11-68. ILO AC Specifications

Parameter	Description	Conditions	Min	Typ	Max	Units
	Startup time, all frequencies	Turbo mode	–	–	2	ms
F <sub>ILO</sub>	ILO frequencies					
	100 kHz		45	100	200	kHz
	1 kHz		0.5	1	2	kHz

Figure 11-62. ILO Frequency Variation vs. Temperature





Figure 11-63. ILO Frequency Variation vs. V<sub>DD</sub>



11.9.3 MHz External Crystal Oscillator

For more information on crystal or ceramic resonator selection for the MHzECO, refer to application note [AN54439: PSoC 3 and PSoC 5 External Oscillators](#).

Table 11-69. MHzECO DC Specifications

Parameter	Description	Conditions	Min	Typ	Max	Units
I <sub>CC</sub>	Operating current <sup>[71]</sup>	13.56 MHz crystal	–	3.8	–	mA

Table 11-70. MHzECO AC Specifications

Parameter	Description	Conditions	Min	Typ	Max	Units
F	Crystal frequency range		4	–	25	MHz

Notes

- 70. This value is calculated, not measured.
- 71. Based on device characterization (Not production tested).

## 11.9.4 kHz External Crystal Oscillator

**Table 11-71. kHzECO DC Specifications<sup>[72]</sup>**

Parameter	Description	Conditions	Min	Typ	Max	Units
I <sub>CC</sub>	Operating current	Low-power mode; CL = 6 pF	–	0.25	1.0	μA
DL	Drive level		–	–	1	μW

**Table 11-72. kHzECO AC Specifications**

Parameter	Description	Conditions	Min	Typ	Max	Units
F	Frequency		–	32.768	–	kHz
T <sub>ON</sub>	Startup time	High power mode	–	1	–	s

## 11.9.5 External Clock Reference

**Table 11-73. External Clock Reference AC Specifications<sup>[72]</sup>**

Parameter	Description	Conditions	Min	Typ	Max	Units
	External frequency range		0	–	33	MHz
	Input duty cycle range	Measured at V <sub>DDIO</sub> /2	30	50	70	%
	Input edge rate	V <sub>IL</sub> to V <sub>IH</sub>	0.5	–	–	V/ns

## 11.9.6 Phase-Locked Loop

**Table 11-74. PLL DC Specifications**

Parameter	Description	Conditions	Min	Typ	Max	Units
I <sub>DD</sub>	PLL operating current	In = 3 MHz, Out = 24 MHz	–	200	–	μA

**Table 11-75. PLL AC Specifications**

Parameter	Description	Conditions	Min	Typ	Max	Units
F <sub>pllin</sub>	PLL input frequency <sup>[73]</sup>		1	–	48	MHz
	PLL intermediate frequency <sup>[74]</sup>	Output of prescaler	1	–	3	MHz
F <sub>plout</sub>	PLL output frequency <sup>[73]</sup>		24	–	50	MHz
	Lock time at startup		–	–	250	μs
J <sub>period-rms</sub>	Jitter (rms) <sup>[72]</sup>		–	–	250	ps

**Notes**

72. Based on device characterization (Not production tested).

73. This specification is guaranteed by testing the PLL across the specified range using the IMO as the source for the PLL.

74. PLL input divider, Q, must be set so that the input frequency is divided down to the intermediate frequency range. Value for Q ranges from 1 to 16.

## 12. Ordering Information

In addition to the features listed in [Table 12-1](#), every CY8C32 device includes: a precision on-chip voltage reference, precision oscillators, flash, ECC, DMA, a fixed function I<sup>2</sup>C, 4 KB trace RAM, JTAG/SWD programming and debug, external memory interface, and more. In addition to these features, the flexible UDBs and analog subsection support a wide range of peripherals. To assist you in selecting the ideal part, PSoC Creator makes a part recommendation after you choose the components required by your application. All CY8C32 derivatives incorporate device and flash security in user-selectable security levels; see the TRM for details.

**Table 12-1. CY8C32 Family with Single Cycle 8051**

Part Number	MCU Core				Analog							Digital				I/O <sup>[76]</sup>				Package	JTAG ID <sup>[77]</sup>	
	CPU Speed (MHz)	Flash (KB)	SRAM (KB)	EEPROM (KB)	LCD Segment Drive	ADC	DAC	Comparator	SC/CT Analog Blocks	Opamps	DFB	CapSense	UDBs <sup>[75]</sup>	16-bit Timer/PWM	FS USB	CAN 2.0b	Total I/O	GPIO	SIO			USBIO
<b>16 KB Flash</b>																						
CY8C3244AXI-153	50	16	2	0.5	✓	12-bit Del-Sig	1	2	0	0	–	✓	16	4	–	–	70	62	8	0	100-pin TQFP	0×1E099069
CY8C3244LTI-130	50	16	2	0.5	✓	12-bit Del-Sig	1	2	0	0	–	✓	16	4	–	–	46	38	8	0	68-pin QFN	0×1E082069
CY8C3244LTI-123	50	16	2	0.5	✓	12-bit Del-Sig	1	2	0	0	–	✓	16	4	–	–	29	25	4	0	48-pin QFN	0×1E07B069
CY8C3244PVI-133	50	16	2	0.5	✓	12-bit Del-Sig	1	2	0	0	–	✓	16	4	–	–	29	25	4	0	48-pin SSOP	0×1E085069
<b>32 KB Flash</b>																						
CY8C3245AXI-158	50	32	4	1	✓	12-bit Del-Sig	1	2	0	0	–	✓	20	4	–	–	70	62	8	0	100-pin TQFP	0×1E09E069
CY8C3245LTI-163	50	32	4	1	✓	12-bit Del-Sig	1	2	0	0	–	✓	20	4	–	–	46	38	8	0	68-pin QFN	0×1E0A3069
CY8C3245LTI-139	50	32	4	1	✓	12-bit Del-Sig	1	2	0	0	–	✓	20	4	–	–	29	25	4	0	48-pin QFN	0×1E08B069
CY8C3245PVI-134	50	32	4	1	✓	12-bit Del-Sig	1	2	0	0	–	✓	20	4	–	–	29	25	4	0	48-pin SSOP	0×1E086069
CY8C3245AXI-166	50	32	4	1	✓	12-bit Del-Sig	1	2	0	0	–	✓	20	4	✓	–	72	62	8	2	100-pin TQFP	0×1E0A6069
CY8C3245LTI-144	50	32	4	1	✓	12-bit Del-Sig	1	2	0	0	–	✓	20	4	✓	–	31	25	4	2	48-pin QFN	0×1E090069
CY8C3245PVI-150	50	32	4	1	✓	12-bit Del-Sig	1	2	0	0	–	✓	20	4	✓	–	31	25	4	2	48-pin SSOP	0×1E096069
CY8C3245FNI-212	50	32	4	1	✓	12-bit Del-Sig	1	2	0	0	–	✓	20	4	–	–	46	38	8	0	72-pin WLCSP	0x1E0D4069
<b>64 KB Flash</b>																						
CY8C3246LTI-149	50	64	8	2	✓	12-bit Del-Sig	1	2	0	0	–	✓	24	4	–	–	46	38	8	0	68-pin QFN	0×1E095069
CY8C3246PVI-147	50	64	8	2	✓	12-bit Del-Sig	1	2	0	0	–	✓	24	4	✓	–	31	25	4	2	48-pin SSOP	0×1E093069
CY8C3246AXI-131	50	64	8	2	✓	12-bit Del-Sig	1	2	0	0	–	✓	24	4	–	–	70	62	8	0	100-pin TQFP	0×1E083069
CY8C3246LTI-162	50	64	8	2	✓	12-bit Del-Sig	1	2	0	0	–	✓	24	4	–	–	29	25	4	0	48-pin QFN	0×1E0A2069
CY8C3246PVI-122	50	64	8	2	✓	12-bit Del-Sig	1	2	0	0	–	✓	24	4	–	–	29	25	4	0	48-pin SSOP	0×1E07A069
CY8C3246AXI-138	50	64	8	2	✓	12-bit Del-Sig	1	2	0	0	–	✓	24	4	✓	–	72	62	8	2	100-pin TQFP	0×1E08A069
CY8C3246LTI-128	50	64	8	2	✓	12-bit Del-Sig	1	2	0	0	–	✓	24	4	✓	–	48	38	8	2	68-pin QFN	0×1E080069
CY8C3246LTI-125	50	64	8	2	✓	12-bit Del-Sig	1	2	0	0	–	✓	24	4	✓	–	31	25	4	2	48-pin QFN	0×1E07D069
CY8C3246FNI-213	50	64	8	2	✓	12-bit Del-Sig	1	2	–	–	–	✓	24	4	–	–	46	38	8	–	72-pin WLCSP	0x1E0D5069

**Notes**

75. UDBs support a wide variety of functionality including SPI, LIN, UART, timer, counter, PWM, PRS, and others. Individual functions may use a fraction of a UDB or multiple UDBs. Multiple functions can share a single UDB. See the [Example Peripherals](#) on page 45 for more information on how UDBs can be used.

76. The I/O Count includes all types of digital I/O: GPIO, SIO, and the two USB I/O. See the [I/O System and Routing](#) on page 37 for details on the functionality of each of these types of I/O.

77. The JTAG ID has three major fields. The most significant nibble (left digit) is the version, followed by a 2 byte part number and a 3 nibble manufacturer ID.




## 12.1 Part Numbering Conventions

PSoC 3 devices follow the part numbering convention described here. All fields are single character alphanumeric (0, 1, 2, ..., 9, A, B, ..., Z) unless stated otherwise.

CY8Cabcdefg-xxx

- a: Architecture
  - 3: PSoC 3
  - 5: PSoC 5
- b: Family group within architecture
  - 2: CY8C32 family
  - 4: CY8C34 family
  - 6: CY8C36 family
  - 8: CY8C38 family
- c: Speed grade
  - 4: 50 MHz
  - 6: 67 MHz
- d: Flash capacity
  - 4: 16 KB
  - 5: 32 KB
  - 6: 64 KB
- ef: Package code
  - Two character alphanumeric
  - AX: TQFP
  - LT: QFN
  - PV: SSOP
  - FN: CSP
- g: Temperature range
  - C: commercial
  - I: industrial
  - A: automotive
- xxx: Peripheral set
  - Three character numeric
  - No meaning is associated with these three characters.

### Example



Tape and reel versions of these devices are available and are marked with a "T" at the end of the part number.

All devices in the PSoC 3 CY8C32 family comply to RoHS-6 specifications, demonstrating the commitment by Cypress to lead-free products. Lead (Pb) is an alloying element in solders that has resulted in environmental concerns due to potential toxicity. Cypress uses nickel-palladium-gold (NiPdAu) technology for the majority of leadframe-based packages.

A high level review of the Cypress Pb-free position is available on our website. Specific package information is also available. Package Material Declaration Datasheets (PMDDs) identify all substances contained within Cypress packages. PMDDs also confirm the absence of many banned substances. The information in the PMDDs will help Cypress customers plan for recycling or other "end of life" requirements.

### 13. Packaging

**Table 13-1. Package Characteristics**

Parameter	Description	Conditions	Min	Typ	Max	Units
T <sub>A</sub>	Operating ambient temperature		-40	25.00	85	°C
T <sub>J</sub>	Operating junction temperature		-40	-	100	°C
T <sub>JA</sub>	Package $\theta_{JA}$ (48-pin SSOP)		-	49	-	°C/Watt
T <sub>JA</sub>	Package $\theta_{JA}$ (48-pin QFN)		-	14	-	°C/Watt
T <sub>JA</sub>	Package $\theta_{JA}$ (68-pin QFN)		-	15	-	°C/Watt
T <sub>JA</sub>	Package $\theta_{JA}$ (100-pin TQFP)		-	34	-	°C/Watt
T <sub>JC</sub>	Package $\theta_{JC}$ (48-pin SSOP)		-	24	-	°C/Watt
T <sub>JC</sub>	Package $\theta_{JC}$ (48-pin QFN)		-	15	-	°C/Watt
T <sub>JC</sub>	Package $\theta_{JC}$ (68-pin QFN)		-	13	-	°C/Watt
T <sub>JC</sub>	Package $\theta_{JC}$ (100-pin TQFP)		-	10	-	°C/Watt
T <sub>JA</sub>	Package $\theta_{JA}$ (72-pin CSP)		-	18	-	°C/Watt
T <sub>JC</sub>	Package $\theta_{JC}$ (72-pin CSP)		-	0.13	-	°C/Watt

**Table 13-2. Solder Reflow Peak Temperature**

Package	Maximum Peak Temperature	Maximum Time at Peak Temperature
48-pin SSOP	260 °C	30 seconds
48-pin QFN	260 °C	30 seconds
68-pin QFN	260 °C	30 seconds
100-pin TQFP	260 °C	30 seconds
72-pin CSP	260 °C	30 seconds

**Table 13-3. Package Moisture Sensitivity Level (MSL), IPC/JEDEC J-STD-2**

Package	MSL
48-pin SSOP	MSL 3
48-pin QFN	MSL 3
68-pin QFN	MSL 3
100-pin TQFP	MSL 3
72-pin CSP	MSL 1

Figure 13-1. 48-pin (300 mil) SSOP Package Outline






Figure 13-2. 48-pin QFN Package Outline




NOTES:

1.  HATCH AREA IS SOLDERABLE EXPOSED METAL.
2. REFERENCE JEDEC#: MO-220
3. PACKAGE WEIGHT: REFER TO PMDD SPEC.
4. ALL DIMENSIONS ARE IN MM [MIN/MAX]
5. PACKAGE CODE


PART #	DESCRIPTION
LT48D	LEAD FREE

001-45616 \*F

**Figure 13-3. 68-pin QFN 8x8 with 0.4 mm Pitch Package Outline (Sawn Version)**




**NOTES:**

1.  HATCH AREA IS SOLDERABLE EXPOSED METAL.
2. REFERENCE JEDEC#: MO-220
3. PACKAGE WEIGHT: 17 ± 2mg
4. ALL DIMENSIONS ARE IN MILLIMETERS

001-09618 \*E


**Figure 13-4. 100-pin TQFP (14 × 14 × 1.4 mm) Package Outline**

100 Lead Thin Plastic Quad Flatpack 14 X 14 X 1.4mm – A100




**NOTE:**

1. JEDEC STD REF MS-026
2. BODY LENGTH DIMENSION DOES NOT INCLUDE MOLD PROTRUSION/END FLASH  
MOLD PROTRUSION/END FLASH SHALL NOT EXCEED 0.0098 in (0.25 mm) PER SIDE  
BODY LENGTH DIMENSIONS ARE MAX PLASTIC BODY SIZE INCLUDING MOLD MISMATCH
3. DIMENSIONS IN MILLIMETERS




**NOTE: PKG. CAN HAVE**



51-85048 \*K

Figure 13-5. WLCSP Package (4.25 × 4.98 × 0.60 mm)



## 14. Acronyms

**Table 14-1. Acronyms Used in this Document**

Acronym	Description
abus	analog local bus
ADC	analog-to-digital converter
AG	analog global
AHB	AMBA (advanced microcontroller bus architecture) high-performance bus, an ARM data transfer bus
ALU	arithmetic logic unit
AMUXBUS	analog multiplexer bus
API	application programming interface
APSR	application program status register
ARM <sup>®</sup>	advanced RISC machine, a CPU architecture
ATM	automatic thump mode
BW	bandwidth
CAN	Controller Area Network, a communications protocol
CMRR	common-mode rejection ratio
CPU	central processing unit
CRC	cyclic redundancy check, an error-checking protocol
DAC	digital-to-analog converter, see also IDAC, VDAC
DFB	digital filter block
DIO	digital input/output, GPIO with only digital capabilities, no analog. See GPIO.
DMA	direct memory access, see also TD
DNL	differential nonlinearity, see also INL
DNU	do not use
DR	port write data registers
DSI	digital system interconnect
DWT	data watchpoint and trace
ECC	error correcting code
ECO	external crystal oscillator
EEPROM	electrically erasable programmable read-only memory
EMI	electromagnetic interference
EMIF	external memory interface
EOC	end of conversion
EOF	end of frame
EPSR	execution program status register
ESD	electrostatic discharge
ETM	embedded trace macrocell

**Table 14-1. Acronyms Used in this Document (continued)**

Acronym	Description
FIR	finite impulse response, see also IIR
FPB	flash patch and breakpoint
FS	full-speed
GPIO	general-purpose input/output, applies to a PSoC pin
HVI	high-voltage interrupt, see also LVI, LVD
IC	integrated circuit
IDAC	current DAC, see also DAC, VDAC
IDE	integrated development environment
I <sup>2</sup> C, or IIC	Inter-Integrated Circuit, a communications protocol
IIR	infinite impulse response, see also FIR
ILO	internal low-speed oscillator, see also IMO
IMO	internal main oscillator, see also ILO
INL	integral nonlinearity, see also DNL
I/O	input/output, see also GPIO, DIO, SIO, USBIO
IPOR	initial power-on reset
IPSR	interrupt program status register
IRQ	interrupt request
ITM	instrumentation trace macrocell
LCD	liquid crystal display
LIN	Local Interconnect Network, a communications protocol.
LR	link register
LUT	lookup table
LVD	low-voltage detect, see also LVI
LVI	low-voltage interrupt, see also HVI
LVTTTL	low-voltage transistor-transistor logic
MAC	multiply-accumulate
MCU	microcontroller unit
MISO	master-in slave-out
NC	no connect
NMI	nonmaskable interrupt
NRZ	non-return-to-zero
NVIC	nested vectored interrupt controller
NVL	nonvolatile latch, see also WOL
opamp	operational amplifier
PAL	programmable array logic, see also PLD
PC	program counter
PCB	printed circuit board
PGA	programmable gain amplifier

**Table 14-1. Acronyms Used in this Document** *(continued)*

Acronym	Description
PHUB	peripheral hub
PHY	physical layer
PICU	port interrupt control unit
PLA	programmable logic array
PLD	programmable logic device, see also PAL
PLL	phase-locked loop
PMDD	package material declaration datasheet
POR	power-on reset
PRES	precise low-voltage reset
PRS	pseudo random sequence
PS	port read data register
PSoC®	Programmable System-on-Chip™
PSRR	power supply rejection ratio
PWM	pulse-width modulator
RAM	random-access memory
RISC	reduced-instruction-set computing
RMS	root-mean-square
RTC	real-time clock
RTL	register transfer language
RTR	remote transmission request
RX	receive
SAR	successive approximation register
SC/CT	switched capacitor/continuous time
SCL	I <sup>2</sup> C serial clock
SDA	I <sup>2</sup> C serial data
S/H	sample and hold
SINAD	signal to noise and distortion ratio
SIO	special input/output, GPIO with advanced features. See GPIO.
SOC	start of conversion

**Table 14-1. Acronyms Used in this Document** *(continued)*

Acronym	Description
SOF	start of frame
SPI	Serial Peripheral Interface, a communications protocol
SR	slew rate
SRAM	static random access memory
SRES	software reset
SWD	serial wire debug, a test protocol
SWV	single-wire viewer
TD	transaction descriptor, see also DMA
THD	total harmonic distortion
TIA	transimpedance amplifier
TRM	technical reference manual
TTL	transistor-transistor logic
TX	transmit
UART	Universal Asynchronous Transmitter Receiver, a communications protocol
UDB	universal digital block
USB	Universal Serial Bus
USBIO	USB input/output, PSoC pins used to connect to a USB port
VDAC	voltage DAC, see also DAC, IDAC
WDT	watchdog timer
WOL	write once latch, see also NVL
WRES	watchdog timer reset
XRES	external reset I/O pin
XTAL	crystal

## 15. Reference Documents

[PSoC® 3, PSoC® 5 Architecture TRM](#)

[PSoC® 3 Registers TRM](#)

## 16. Document Conventions

### 16.1 Units of Measure

**Table 16-1. Units of Measure**

Symbol	Unit of Measure
°C	degrees Celsius
dB	decibels
fF	femtofarads
Hz	hertz
KB	1024 bytes
kbps	kilobits per second
Khr	kilohours
kHz	kilohertz
kΩ	kilohms
ksps	kilosamples per second
LSB	least significant bit
Mbps	megabits per second
MHz	megahertz
MΩ	megaohms
Msps	megasamples per second
μA	microamperes

**Table 16-1. Units of Measure (continued)**

Symbol	Unit of Measure
μF	microfarads
μH	microhenrys
μs	microseconds
μV	microvolts
μW	microwatts
mA	milliamperes
ms	milliseconds
mV	millivolts
nA	nanoamperes
ns	nanoseconds
nV	nanovolts
Ω	ohms
pF	picofarads
ppm	parts per million
ps	picoseconds
s	seconds
sps	samples per second
sqrtHz	square root of hertz
V	volts



## 17. Revision History

Description Title: PSoC <sup>®</sup> 3: CY8C32 Family Data Sheet Programmable System-on-Chip (PSoC <sup>®</sup> ) Document Number: 001-56955			
Revision	ECN	Submission Date	Description of Change
**	2796903	11/04/09	New datasheet
*A	2824546	12/09/09	<p>Updated I2C section to reflect 1 Mbps. Updated Table 11-6 and 11-7 (Boost AC and DC specs); also added Shottky Diode specs. Changed current for sleep/hibernate mode to include SIO; Added footnote to analog global specs.</p> <p>Updated Figures 1-1, 6-2, 7-14, and 8-1. Updated Table 6-2 and Table 6-3 (Hibernate and Sleep rows) and Power Modes section. Updated GPIO and SIO AC specifications. Updated Gain error in IDAC and VDAC specifications. Updated description of <math>V_{DDA}</math> spec in Table 11-1 and removed GPIO Clamp Current parameter. Updated number of UDBs on page 1.</p> <p>Moved FILO from ILO DC to AC table.</p> <p>Added PCB Layout and PCB Schematic diagrams.</p> <p>Updated Fgpioout spec (Table 11-9). Added duty cycle frequency in PLL AC spec table. Added note for Sleep and Hibernate modes and Active Mode specs in Table 11-2. Linked URL in Section 10.3 to PSoC Creator site.</p> <p>Updated <math>J_a</math> and <math>J_c</math> values in Table 13-1. Updated Single Sample Mode and Fast FIR Mode sections. Updated Input Resistance specification in Del-Sig ADC table. Added <math>T_{io\_init}</math> parameter. Updated PGA and UGB AC Specs. Removed SPC ADC. Updated Boost Converter section.</p> <p>Added section 'SIO as Comparator'; updated Hysteresis spec (differential mode) in Table 11-10.</p> <p>Updated <math>V_{BAT}</math> condition and deleted <math>V_{start}</math> parameter in Table 11-6.</p> <p>Added 'Bytes' column for Tables 4-1 to 4-5.</p>
*B	2873322	02/04/10	<p>Changed maximum value of PPOR_TR to '1'. Updated <math>V_{BIAS}</math> specification. Updated PCB Schematic. Updated Figure 8-1 and Figure 6-3. Updated Interrupt Vector table, Updated Sales links. Updated JTAG and SWD specifications. Removed <math>J_{p-p}</math> and <math>J_{period}</math> from ECO AC Spec table. Added note on sleep timer in Table 11-2. Updated ILO AC and DC specifications. Added Resolution parameter in VDAC and IDAC tables. Updated <math>I_{OUT}</math> typical and maximum values. Changed Temperature Sensor range to <math>-40^{\circ}\text{C}</math> to <math>+85^{\circ}\text{C}</math>. Removed Latchup specification from Table 11-1. Updated DAC details</p>

**Description Title: PSoC<sup>®</sup> 3: CY8C32 Family Data Sheet Programmable System-on-Chip (PSoC<sup>®</sup>) (continued)**  
**Document Number: 001-56955**

Revision	ECN	Submission Date	Description of Change
*C	2903576	04/01/10	<p>Updated Vb pin in PCB Schematic.</p> <p>Updated Tstartup parameter in AC Specifications table.</p> <p>Added Load regulation and Line regulation parameters to Inductive Boost Regulator DC Specifications table.</p> <p>Updated I<sub>CC</sub> parameter in LCD Direct Drive DC Specs table.</p> <p>In page 1, updated internal oscillator range under Precision programmable clocking to start from 3 MHz.</p> <p>Updated I<sub>OUT</sub> parameter in LCD Direct Drive DC Specs table.</p> <p>Updated Table 6-2 and Table 6-3.</p> <p>Added bullets on CapSense in page 1; added CapSense column in Section 12</p> <p>Removed some references to footnote [1].</p> <p>Changed INC_Rn cycles from 3 to 2 (Table 4-1).</p> <p>Added footnote in PLL AC Specification table.</p> <p>Added PLL intermediate frequency row with footnote in PLL AC Specs table.</p> <p>Added UDBs subsection under 11.6 Digital Peripherals.</p> <p>Updated Figure 2-6 (PCB Layout).</p> <p>Updated Pin Descriptions section and modified Figures 6-6, 6-8, 6-9.</p> <p>Updated LVD in Tables 6-2 and 6-3; modified Low-power modes bullet in page 1.</p> <p>Added note to Figures 2-5 and 6-2; Updated Figure 6-2 to add capacitors for V<sub>DDA</sub> and V<sub>DD</sub> pins.</p> <p>Updated boost converter section (6.2.2).</p> <p>Updated Tstartup values in Table 11-3.</p> <p>Removed IPOR rows from Table 11-53. Updated 6.3.1.1, Power Voltage Level Monitors.</p> <p>Updated section 5.2 and Table 11-2 to correct suggestion of execution from flash.</p> <p>Updated IMO max frequency in Figure 6-1, Table 11-63, and Table 11-64.</p> <p>Updated V<sub>REF</sub> specs in Table 11-19.</p> <p>Updated IDAC uncompensated gain error in Table 11-23.</p> <p>Updated Delay from Interrupt signal input to ISR code execution from ISR code in Table-71.</p> <p>Removed other line in table.</p> <p>Added sentence to last paragraph of section 6.1.1.3.</p> <p>Updated Tresp, high and low-power modes, in Table 11-22.</p> <p>Updated f_TCK values in Table 11-58 and f_SWDC values in Table 11-59.</p> <p>Updated SNR condition in Table 11-18.</p> <p>Updated sleep wakeup time in Table 6-3 and Tsleep in Table 11-3.</p> <p>Added 1.71 V ≤ V<sub>DD</sub> &lt; 3.3 V, SWD over USBIO pins value to Table 11-59.</p> <p>Removed mention of hibernate reset (HRES) from page 1 features, Table 6-3, Section 6.2.1.4, Section 6.3, and Section 6.3.1.1. Change PPOR/PRES to TBDs in Section 6.3.1.1, Section 6.4.1.6 (changed PPOR to reset), Table 11-3 (changed PPOR to PRES), Table 11-53 (changed title, values TBD), and Table 11-54 (changed PPOR_TR to PRES_TR).</p> <p>Added sentence saying that LVD circuits can generate a reset to Section 6.3.1.1.</p> <p>Changed I<sub>DD</sub> values on page 1, page 5, and Table 11-2.</p> <p>Changed resume time value in Section 6.2.1.3.</p> <p>Changed ESD HBM value in Table 11-1.</p> <p>Changed sample rate row in Table 11-18.</p> <p>Removed V<sub>DDA</sub> = 1.65 V rows and changed BWag value in Table 11-20.</p> <p>Changed Vioff values and changed CMRR value in Table 11-21.</p> <p>Changed INL max value in Table 11-25.</p> <p>Changed occurrences of "Block" to "Row" and deleted the "ECC not included" footnote in Table 11-41.</p> <p>Changed max response time value in Tables 11-54 and 11-56.</p> <p>Change the Startup time in Table 11-64.</p> <p>Added condition to intermediate frequency row in Table 11-70.</p> <p>Added row to Table 11-54.</p> <p>Added brown out note to Section 11.8.1.</p>

**Description Title: PSoC<sup>®</sup> 3: CY8C32 Family Data Sheet Programmable System-on-Chip (PSoC<sup>®</sup>) (continued)**  
**Document Number: 001-56955**

Revision	ECN	Submission Date	Description of Change
*D	2938381	05/27/10	<p>Replaced <math>V_{DDIO}</math> with <math>V_{DDP}</math> in USBIO diagram and specification tables, added text in USBIO section of Electrical Specifications.</p> <p>Added Table 13-2 (Package MSL)</p> <p>Modified Tstorag condition and changed max spec to 100</p> <p>Added bullet (Pass) under ALU (section 7.2.2.2)</p> <p>Added figures for kHzECO and MHzECO in the External Oscillator section</p> <p>Updated Figure 6-1(Clocking Subsystem diagram)</p> <p>Removed CPUCLK_DIV in table 5-2, Deleted Clock Divider SFR subsection</p> <p>Updated PSoC Creator Framework image</p> <p>Updated SIO DC Specifications (<math>V_{IH}</math> and <math>V_{IL}</math> parameters)</p> <p>Updated bullets in Clocking System and Clocking Distribution sections</p> <p>Updated Figure 8-2</p> <p>Updated Table 11-10</p> <p>Updated PCB Layout and Schematic, updated as per MTRB review comments</p> <p>Updated Table 6-3 (power changed to current)</p> <p>In 32kHz EC DC Specifications table, changed <math>I_{CC}</math> Max to 0.25</p> <p>In IMO DC Specifications table, updated Supply Current values</p> <p>Updated GPIO DC Specs table</p> <p>Modified to support a maximum 50MHz CPU speed</p>
*E	2958674	06/22/10	Minor ECN to post datasheet to external website
*F	2989685	08/04/10	<p>Added USBIO 22 ohm DP and DM resistors to Simplified Block Diagram</p> <p>Added to Table 6-6 a footnote and references to same.</p> <p>Added sentences to the resistive pull-up and pull-down description bullets.</p> <p>Added sentence to Section 6.4.11, Adjustable Output Level.</p> <p>Updated section 5.5 External Memory Interface</p> <p>Updated Table 11-73 JTAG Interface AC Specifications</p> <p>Updated Table 11-74 SWD Interface AC Specifications</p>
*G	3078568	11/04/10	<p>Updated "<a href="#">Current Digital-to-analog Converter (IDAC)</a>" on page 87</p> <p>Updated "<a href="#">Voltage Digital to Analog Converter (VDAC)</a>" on page 92</p> <p>Updated <a href="#">Table 11-2, "DC Specifications,"</a> on page 68</p>
*H	3107314	12/10/2010	<p>Updated delta-sigma tables and graphs.</p> <p>Updated Flash AC specs</p> <p>Formatted table 11.2.</p> <p>Updated interrupt controller table</p> <p>Updated transimpedance amplifier section</p> <p>Updated SIO DC specs table</p> <p>Updated Voltage Monitors DC Specifications table</p> <p>Updated LCD Direct Drive DC specs table</p> <p>Updated <math>ESD_{HBM}</math> value.</p> <p>Updated IDAC and VDAC sections</p> <p>Removed ESO parts from ordering information</p> <p>Changed USBIO pins from NC to DNU and removed redundant USBIO pin description notes</p> <p>Updated POR with brown out DC and AC specs</p> <p>Updated 32 kHz External Crystal DC Specifications</p> <p>Updated XRES IO specs</p> <p>Updated Inductive boost regulator section</p> <p>Delta sigma ADC spec updates</p> <p>Updated comparator section</p> <p>Removed buzz mode from Power Mode Transition diagram</p>
*I	3179219	02/22/2011	<p>Updated conditions for flash data retention time.</p> <p>Updated 100-pin TQFP package spec.</p> <p>Updated EEPROM AC specifications.</p>

**Description Title: PSoC<sup>®</sup> 3: CY8C32 Family Data Sheet Programmable System-on-Chip (PSoC<sup>®</sup>) (continued)**  
**Document Number: 001-56955**

Revision	ECN	Submission Date	Description of Change
*J	3200146	03/28/2011	Removed Preliminary status from the data sheet. Updated JTAG ID Deleted Cin_G1, ADC input capacitance from Delta-Sigma ADC DC spec table Updated JTAG Interface AC Specifications and SWD Interface Specifications tables Updated USBIO DC specs Added 0.01 to max speed Updated Features on page 1 Added Section 5.5, Nonvolatile Latches Updated Flash AC specs Updated delta-sigma graphs, noise histogram figures and RMS Noise spec tables Add reference to application note AN58304 in section 8.1 Updated 100-pin TQFP package spec Added oscillator, I/O, VDAC, regulator graphs Updated JTAG/SWD timing diagrams Updated GPIO and SIO AC specs Updated POR with Brown Out AC spec table Updated IDAC graphs Added DMA timing diagram, interrupt timing and interrupt vector, I2C timing diagrams Added full chip performance graphs Changed MHzECO range. Added "Solder Reflow Peak Temperature" table.
*K	3259185	05/17/2011	Added JTAG and SWD interface connection diagrams Updated T <sub>JA</sub> and T <sub>JC</sub> values in Table 13-1 Changed typ and max values for the TC <sub>Vos</sub> parameter in Opamp DC specifications table. Updated Clocking subsystem diagram. Changed VSSD to VSSB in the PSoC Power System diagram Updated Ordering information.

**Description Title: PSoC® 3: CY8C32 Family Data Sheet Programmable System-on-Chip (PSoC®) (continued)**  
**Document Number: 001-56955**

Revision	ECN	Submission Date	Description of Change
*L	3464258	12/14/2011	<p>Updated Analog Global specs  Updated IDAC range  Modified VDDIO description in Section 3  Added note on Sleep and Hibernate modes in the Power Modes section  Updated Boost Converter section  Updated conditions for Inductive boost AC specs  Added VDAC/IDAC noise graphs and specs  Added pin capacitance specs for ECO pins  Removed C<sub>L</sub> from 32 kHz External Crystal DC Specs table.  Added reference to AN54439 in Section 6.1.2.2  Deleted T_SWDO_hold row from the SWD Interface AC Specifications table  Removed Pin 46 connections in "Example Schematic for 100-pin TQFP Part with Power Connections"  Updated Active Mode IDD description in Table 11-2.  Added I<sub>DDDR</sub> and I<sub>DDAR</sub> specs in Table 11-2.  Replaced "total device program time" with T<sub>PROG</sub> in Flash AC specs table  Added I<sub>GPIO</sub>, I<sub>SIO</sub> and I<sub>USBIO</sub> specs in Absolute Maximum Ratings  Added conditions to I<sub>CC</sub> spec in 32 kHz External Crystal DC Specs table.  Updated TCV<sub>OS</sub> value  Removed Boost Efficiency vs V<sub>OUT</sub> graph  Updated boost graphs  Updated min value of GPIO input edge rate  Removed 3.4 Mbps in UDBs from I2C section  Updated USBIO Block diagram; added USBIO drive mode description  Updated Analog Interconnect diagram  Changed max IMO startup time to 12 μs  Added note for I<sub>IL</sub> spec in USBIO DC specs table  Updated GPIO Block diagram  Updated voltage reference specs  Added text explaining power supply ramp up in Section 11-4.</p>

**Description Title: PSoC® 3: CY8C32 Family Data Sheet Programmable System-on-Chip (PSoC®) (continued)**  
**Document Number: 001-56955**

Revision	ECN	Submission Date	Description of Change
*M	3645908	06/14/2012	<p>Added paragraph clarifying that to achieve low hibernate current, you must limit the frequency of IO input signals.</p> <p>Revised description of IPOR and clarified PRES term.</p> <p>Changed footnote to state that all GPIO input voltages - not just analog voltages - must be less than Vddio.</p> <p>Updated 100-TQFP package drawing</p> <p>Clarified description of opamp lout spec</p> <p>Changed "compliant with I2C" to "compatible with I2C"</p> <p>Updated 48-QFN package drawing</p> <p>Changed reset status register description text to clarify that not all reset sources are in the register</p> <p>Updated example PCB layout figure</p> <p>Removed text stating that FTW is a wakeup source</p> <p>Changed supply ramp rate spec from 1 V/ns to 0.066 V/μs</p> <p>Added "based on char" footnote to voltage monitors response time spec</p> <p>Changed analog global spec descriptions and values</p> <p>Added spec for ESDhbm for when Vssa and Vssd are separate</p> <p>Added a statement about support for JTAG programmers and file formats</p> <p>Changed comparator specs and conditions</p> <p>Added text describing flash cache, and updated related text</p> <p>Changed text and added figures describing Vddio source and sink</p> <p>Added a statement about support for JTAG programmers and file formats.</p> <p>Changed comparator specs and conditions</p> <p>Added text on adjustability of buzz frequency</p> <p>Updated terminology for "master" and "system" clock</p> <p>Deleted the text "debug operations are possible while the device is reset"</p> <p>Deleted and updated text regarding SIO performance under certain power ramp conditions</p> <p>Removed from boost mention of 22 μH inductors. This included deleting some graph figures.</p> <p>Changed DAC high and low speed/power mode descriptions and conditions</p> <p>Changed IMO startup time spec</p> <p>Added text on XRES and PRES re-arm times</p> <p>Added text about usage in externally regulated mode</p> <p>Updated package diagram spec 001-45616 to *D revision.</p> <p>Changed supply ramp rate spec from 1 V/ns to 0.066 V/μs</p> <p>Changed text describing SIO modes for overvoltage tolerance</p> <p>Added chip Idd specs for active and low-power modes, for multiple voltage, temperature and usage conditions</p> <p>Added chip Idd specs for active and low-power modes, for multiple voltage, temperature and usage conditions</p> <p>Updated del-sig ADC spec tables, to replace three the instances of "16 bit" with "12 bit"</p>
*N	3648803	06/18/2012	No changes. EROS update.

Description Title: PSoC <sup>®</sup> 3: CY8C32 Family Data Sheet Programmable System-on-Chip (PSoC <sup>®</sup> ) (continued) Document Number: 001-56955			
Revision	ECN	Submission Date	Description of Change
*O	3732521	09/03/2012	<p>Replaced I<sub>DDDR</sub> and I<sub>DDAR</sub> specs in <a href="#">Table 11-2, "DC Specifications,"</a> on page 68 that were dropped out in *M revision.</p> <p>Updated <a href="#">Table 11-19, "12-bit Delta-sigma ADC DC Specifications,"</a> on page 84, I<sub>DD_12</sub> Max value from 1.4 to 1.95 mA</p> <p>Replaced PSoC<sup>®</sup> 3 Programming AN62391 with TRM in footnote #55 and Section <a href="#">Table 9., "Programming, Debug Interfaces, Resources,"</a> on page 62</p> <p>Removed Figure 11-8 (Efficiency vs Vout)</p> <p>Removed 62-MHz sub-row in <a href="#">Table 11-2, "DC Specifications,"</a> on page 68</p> <p>Updated conditions for Storage Temperature in <a href="#">Table 11-1, "Absolute Maximum Ratings DC Specifications[15],"</a> on page 67</p> <p>Updated conditions and min values for NVL data retention time in <a href="#">Table 11-50, "NVL AC Specifications,"</a> on page 100</p> <p>Updated <a href="#">Table 11-67, "ILO DC Specifications,"</a> on page 109.</p> <p>Removed the pruned part CY8C3245LTI-129 from the "Ordering Information" section on page 111.</p> <p>Updated PSoC 3 boost circuit value throughout the document.</p> <p>Updated package diagram 51-85061 to *F revision.</p>
*P	3922905	03/06/2013	<p>Updated I<sub>DD_XX</sub> parameters under <a href="#">Table 11-19, "12-bit Delta-sigma ADC DC Specifications,"</a> on page 84.</p> <p>Updated I2C section and updated GPIO and SIO DC specification tables.</p>
*Q	4064707	07/18/2013	<p>Added USB test ID in <a href="#">Features.</a></p> <p>Updated schematic in <a href="#">Section 2.</a></p> <p>Added paragraph for device reset warning in <a href="#">Section 5.4.</a></p> <p>Added NVL bit for DEBUG_EN in <a href="#">Section 5.5.</a></p> <p>Updated UDB PLD array diagram in <a href="#">Section 7.2.1.</a></p> <p>Changed Tstartup specs in <a href="#">Section 11.2.1.</a></p> <p>Changed GPIO rise and fall time specs in <a href="#">Section 11.4.</a></p> <p>Added IMO spec condition: pre-assembly in <a href="#">Section 11.9.1.</a></p> <p>Added Appendix for CSP package (preliminary)</p>
*R	4118845	09/10/2013	<p>Removed T<sub>STG</sub> spec and added note clarifying the maximum storage temperature range in <a href="#">Table 11-1.</a></p> <p>Updated Vos spec conditions and TCVs in <a href="#">Table 11-19.</a></p> <p>Updated 100-TQFP package diagram.</p>
*S	4188568	11/14/2013	<p>Updated delta-sigma Vos spec conditions.</p> <p>Added SIO Comparator specifications.</p>
*T	4218210	12/12/2013	<p>Integrated 72-pin CSP package information in the datasheet.</p>
*U	4385782	05/21/2014	<p>Updated <a href="#">General Description</a> and <a href="#">Features.</a></p> <p>Added <a href="#">More Information</a> and <a href="#">PSoC Creator</a> sections.</p> <p>Updated 100-pin TQFP package diagram.</p>
*V	4708125	03/31/2015	<p>Added INL4 and DNL4 specs in VDAC DC specs.</p> <p>Updated Fig 6-11.</p> <p>Added second note after Fig 6-4.</p> <p>Added a reference to Fig 6-1 in <a href="#">Section 6.1.1</a> and <a href="#">Section 6.1.2</a></p> <p>Updated <a href="#">Section 6.2.2.</a></p> <p>Added <a href="#">Section 7.7.1.</a></p> <p>Updated Boost specifications.</p>
*W	4807497	06/23/2015	<p>Added reference to code examples in More Information.</p> <p>Updated typ value of T<sub>WRITE</sub> from 2 to 10 in EEPROM AC specs table.</p> <p>Changed "Device supply for USB operation" to "Device supply (VDDD) for USB operation" in USB DC Specifications.</p> <p>Clarified power supply sequencing and margin for VDDA and VDDD.</p> <p>Updated Serial Wire Debug Interface with limitations of debugging on Port 15.</p> <p>Updated <a href="#">Section 11.7.5.</a></p> <p>Updated Delta-sigma ADC DC Specifications.</p>

**Description Title: PSoC® 3: CY8C32 Family Data Sheet Programmable System-on-Chip (PSoC®) (continued)**  
**Document Number: 001-56955**

Revision	ECN	Submission Date	Description of Change
*X	4932879	09/24/2015	<p>Changed the Regulator Output Capacitor min and max from "-" to 0.9 and 1.1, respectively.</p> <p>Added reference to AN54439 in Section 11.9.3.</p> <p>Added MHz ECO DC specs table.</p> <p>Removed references to IPOR rearm issues in Section 6.3.1.1.</p> <p>Table 6-1: Changed DSI Fmax to 33 MHz.</p> <p>Figure 6-1: Changed External I/O or DSI to 0-33 MHz.</p> <p>Table 11-10: Changed Fgpioin Max to 33 MHz.</p> <p>Table 11-12: Changed Fsiopin Max to 33 MHz.</p>
*Y	5322536	06/27/2016	<p>Updated <a href="#">More Information</a>.</p> <p>Corrected typos in <a href="#">External Electrical Connections</a>.</p> <p>Added links to CAD Libraries in Section 2.</p>
*Z	5715438	04/27/2017	<p>Updated 48-pin QFN package outline.</p> <p>Updated the Cypress logo and copyright information.</p>
AA	6734202	12/03/2019	<p>Updated the paragraph in section <a href="#">Inputs and Outputs</a>.</p> <p>Updated package diagram, <a href="#">Figure 13-4</a>, 51-85048 to *K revision.</p>



## 18. Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

#### Products

Arm® Cortex® Microcontrollers	<a href="http://cypress.com/arm">cypress.com/arm</a>
Automotive	<a href="http://cypress.com/automotive">cypress.com/automotive</a>
Clocks & Buffers	<a href="http://cypress.com/clocks">cypress.com/clocks</a>
Interface	<a href="http://cypress.com/interface">cypress.com/interface</a>
Internet of Things	<a href="http://cypress.com/iot">cypress.com/iot</a>
Memory	<a href="http://cypress.com/memory">cypress.com/memory</a>
Microcontrollers	<a href="http://cypress.com/mcu">cypress.com/mcu</a>
PSoC	<a href="http://cypress.com/psoc">cypress.com/psoc</a>
Power Management ICs	<a href="http://cypress.com/pmics">cypress.com/pmics</a>
Touch Sensing	<a href="http://cypress.com/touch">cypress.com/touch</a>
USB Controllers	<a href="http://cypress.com/usb">cypress.com/usb</a>
Wireless Connectivity	<a href="http://cypress.com/wireless">cypress.com/wireless</a>

#### PSoC® Solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#) | [PSoC 6 MCU](#)

#### Cypress Developer Community

[Community](#) | [Projects](#) | [Video](#) | [Blogs](#) | [Training](#) | [Components](#)

#### Technical Support

[cypress.com/support](http://cypress.com/support)

© Cypress Semiconductor Corporation, 2009-2019. This document is the property of Cypress Semiconductor Corporation and its subsidiaries ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress shall have no liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. CYPRESS DOES NOT REPRESENT, WARRANT, OR GUARANTEE THAT CYPRESS PRODUCTS, OR SYSTEMS CREATED USING CYPRESS PRODUCTS, WILL BE FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION (collectively, "Security Breach"). Cypress disclaims any liability relating to any Security Breach, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from any Security Breach. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. "High-Risk Device" means any device or system whose failure could cause personal injury, death, or property damage. Examples of High-Risk Devices are weapons, nuclear installations, surgical implants, and other medical devices. "Critical Component" means any component of a High-Risk Device whose failure to perform can be reasonably expected to cause, directly or indirectly, the failure of the High-Risk Device, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from any use of a Cypress product as a Critical Component in a High-Risk Device. You shall indemnify and hold Cypress, its directors, officers, employees, agents, affiliates, distributors, and assigns harmless from and against all claims, costs, damages, and expenses, arising out of any claim, including claims for product liability, personal injury or death, or property damage arising from any use of a Cypress product as a Critical Component in a High-Risk Device. Cypress products are not intended or authorized for use as a Critical Component in any High-Risk Device except to the limited extent that (i) Cypress's published data sheet for the product explicitly states Cypress has qualified the product for use in a specific High-Risk Device, or (ii) Cypress has given you advance written authorization to use the product as a Critical Component in the specific High-Risk Device and you have signed a separate indemnification agreement.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit [cypress.com](http://cypress.com). Other names and brands may be claimed as property of their respective owners.