

## CY8CKIT-038

# PSoC<sup>®</sup> 4200 Family Processor Module Kit Guide

Doc. # 001-85916 Rev. \*\*

Cypress Semiconductor 198 Champion Court San Jose, CA 95134-1709 Phone (USA): 800.858.1810 Phone (Intnl): 408.943.2600 http://www.cypress.com



#### Copyrights

© Cypress Semiconductor Corporation, 2013. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATE-RIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

PSoC and CapSense are registered trademarks of Cypress Semiconductor Corporation. PSoC Designer, SmartSense, and CapSense Express are trademarks of Cypress Semiconductor Corporation. All other products and company names mentioned in this document may be the trademarks of their respective holders.

Purchase of I2C components from Cypress or one of its sublicensed Associated Companies conveys a license under the Philips I2C Patent Rights to use these components in an I2C system, provided that the system conforms to the I2C Standard Specification as defined by Philips. As from October 1st, 2006 Philips Semiconductors has a new trade name - NXP Semiconductors.

#### **Flash Code Protection**

Cypress products meet the specifications contained in their particular Cypress Datasheets. Cypress believes that its family of products is one of the most secure families of its kind on the market today, regardless of how they are used. There may be methods, unknown to Cypress, that can breach the code protection features. Any of these methods, to our knowledge, would be dishonest and possibly illegal. Neither Cypress nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Cypress is willing to work with the customer who is concerned about the integrity of their code. Code protection is constantly evolving. We at Cypress are committed to continuously improving the code protection features of our products.

# Contents



1.	Introdu	ction	7
	1.1	Kit Contents	7
	1.2	PSoC Creator	7
	1.3	Additional Learning Resources	8
	1.4	Document Revision History	8
	1.5	Documentation Conventions	8
2.	Getting	Started	9
	2.1	CD/DVD Installation	9
	2.2	Install Hardware	9
	2.3	Install Software	9
	2.4	Uninstall Software	9
	2.5	Verify Kit Version	10
3.	Kit Ope	ration	11
	3.1	Programming CY8CKIT-038 Kit	11
4.	Hardwa	re	17
	4.1	System Block Diagram	17
5.	Examp	e Projects	21
	5.1	Project: VoltageDisplay_SAR_ADC	21
		5.1.1 Project Description	21
		5.1.2 Hardware Connections	23
		5.1.2.1 Connections in PSoC Creator	
		(VoltageDisplay_SAR_ADC.cydwr file)	23
		5.1.2.2 Physical Connections on CY8CKIt-001 DVK	23
		5.1.3 SAR ADC Configuration	24
		5.1.4 Verify Output	
	5.2	Project: IntensityLED	
		5.2.1 Project Description	
		5.2.2 Hardware Connections in DSoC Croster/Intensity I ED sydyr file)	
		5.2.2.1 Connections in PSoC Creator(IntensityLED.cydwr nie)	21 27
		5.2.2. Vorify Output	، ۲۲ مر
	53	5.2.5 Verify Output	20
	0.0	5.3.1 Project Description	29 20
		5.3.2 Hardware Connections	وے 12
		5.3.2.1 Connections in PSoC Creator (LowPowerDemo cydwr file)	
		5.3.2.2 Physical Connections on CY8CKIt-001 DVK	
		5.3.3 Verify Output	
	5.4	Project: CapSense	34



		<ul> <li>5.4.1 Project Description</li></ul>	34 35 36 36
Α.	Append	ix	39
	A.1	Schematic	
	A.2	Bill of Materials (BOM)	
		40	
	A.3	Pin Assignment Table	41
	A.4	Regulatory Compliance Information	42

## Safety Information



## **Regulatory Compliance**

The CY8CKIT-038 is intended for use as a development platform for hardware or software in a laboratory environment. The board is an open system design, which does not include a shielded enclosure. This may cause interference to other electrical or electronic devices in close proximity. In a domestic environment, this product may cause radio interference. In this case, the user may be required to take adequate prevention measures. Also, the board should not be used near any medical equipment or RF devices.

Attaching additional wiring to this product or modifying the product operation from the factory default may affect its performance and cause interference with other apparatus in the immediate vicinity. If such interference is detected, suitable mitigating measures should be taken.



The CY8CKIT-038 as shipped from the factory has been verified to meet with requirements of CE as a Class A product.



The CY8CKIT-038 contains electrostatic discharge (ESD) sensitive devices. Electrostatic charges readily accumulate on the human body and any equipment, and can discharge without detection. Permanent damage may occur on devices subjected to high-energy discharges. Proper ESD precautions are recommended to avoid performance degradation or loss of functionality. Store unused CY8CKIT-038 boards in the protective shipping package.



End-of-Life / Product Recycling

This kit has end-of life after 5 years of the date of manufacturing mentioned on the back side of the box. Contact your nearest recycler for dispositioning the kit.



## **General Safety Instructions**

#### **ESD** Protection

ESD can damage boards and associated components. Cypress recommends that you perform procedures only at an ESD workstation. If one is not available, use appropriate ESD protection by wearing an antistatic wrist strap attached to chassis ground (any unpainted metal surface) on your board when handling parts.

#### Handling Boards

CY8CKIT-038 boards are sensitive to ESD. Hold the board only by its edges. After removing the board from its box, place it on a grounded, static free surface. Use a conductive foam pad if available. Do not slide board over any surface.

## 1. Introduction



Thank you for your interest in the CY8CKIT-038 PSoC 4200 Family Processor Module Kit. This kit allows you to develop applications on various products such as sensor-less E-bike, white goods, field oriented control (FOC) motor control, and home appliances. You can also design your own projects with PSoC<sup>®</sup> Creator<sup>™</sup>, the IDE of PSoC devices.

The CY8CKIT-038 processor Module is a PSoC 4200 family processor module designed for the CY8CKIT-001 DVK. PSoC 4200 is a family of programmable embedded system devices with an ARM Cortex-M0 CPU. It combines programmable analog, programmable interconnect, and user programmable digital logic with a high performance ARM Cortex-M0 subsystem.

## 1.1 Kit Contents

This kit contains:

- 1. CY8CKIT-038 Processor Module
- 2. I2C Character LCD
- 3. Quick Start Guide
- 4. Kit CD/DVD

You can purchase this kit and download example projects at http://www.cypress.com/go/CY8CKIT-038

Inspect the contents of the kit; if you find any part missing, contact your nearest Cypress sales office for help (www.cypress.com/support).

### 1.2 **PSoC Creator**

Cypress's PSoC Creator software is a state-of-the-art, easy-to-use software development integrated design environment (IDE). It introduces a hardware and software co-design environment based on classical schematic entry and revolutionary embedded design methodology.

With PSoC Creator, you can:

- Create and share user-defined, custom peripherals using a hierarchical schematic design.
- Automatically place and route select components and integrate simple glue logic normally residing in discrete muxes.
- Trade-off hardware and software design considerations allowing you to focus on what matters and get to market faster.

PSoC Creator also enables you to tap into an entire tools ecosystem with integrated compiler tool chains, RTOS solutions, and production programmers to support PSoC devices.

For more information, visit the PSoC Creator web page.



## 1.3 Additional Learning Resources

Visit www.cypress.com/Products/Programmable System-on-Chip for additional learning resources in the form of datasheets, technical reference manual, and application notes.

- Beginner Resources: PSoC Creator Training
  - Getting Started With PSoC 4
- Learning from Peers: Cypress Developer Community Forums

## 1.4 Document Revision History

Table 1-1. Revision History

Revisi	on PDF Creation Date	Origin of Change	Description of Change
**	05/10/2013	SRYP	Initial version of kit guide

## 1.5 Documentation Conventions

Table 1-2. Document Conventions for Guides

Convention	Usage		
Courier New	Displays file locations, user entered text, and source code: C:\cd\icc\		
Italics	Displays file names and reference documentation: Read about the <i>sourcefile.hex</i> file in the <i>PSoC Designer User Guide</i> .		
[Bracketed, Bold]	Displays keyboard commands in procedures: [Enter] or [Ctrl] [C]		
File > Open	Represents menu paths: File > Open > New Project		
Bold	Displays commands, menu paths, and icon names in procedures: Click the <b>File</b> icon and then click <b>Open</b> .		
Times New Roman	Displays an equation: 2+2=4		
Text in gray boxes	Describes Cautions or unique functionality of the product.		





This chapter describes how to install and configure the CY8CKIT-038 PSoC 4200 Family Processor Module kit software. Chapter 3 shows you how to program the kit, Chapter 4 documents the hard-ware features of the kit, and Chapter 5 explains the operation of the code examples. The Appendix section provides the schematics, PCB layout and bill of materials associated with the CY8CKIT-038 PSoC 4200 Family Processor Module Kit.

## 2.1 CD/DVD Installation

Follow these steps to install the CY8CKIT-038 PSoC 4200 Family Processor Module Kit software:

- 1. Insert the kit CD/DVD into your PC's CD/DVD drive. The CD/DVD is designed to auto-run. If autorun does not execute, double click **AutoRun** on the root of the CD/DVD.
- 2. After the installation is complete, the kit contents are available at the following location: <InstallDirectory>:\ PSoC 4200 Processor Module Kit \<version>

#### 2.2 Install Hardware

No hardware installation is required for this kit. The processor module is designed to be used in conjunction with the CY8CKit-001.

#### 2.3 Install Software

When installing the CY8CKIT-038 PSoC 4200 Family Processor Module Kit, the installer checks if your system has the required software. These include PSoC Creator, PSoC Programmer, Windows Installer, .NET, Acrobat Reader, and KEIL Complier. If these applications are not installed, the installer prompts you to download and install them.

Following software needs to be installed that are specified in the CD/DVD:

- 1. PSoC Creator 2.2 SP1 or later
- PSoC Programmer 3.18 or later Note When installing PSoC Programmer, select Typical on the Installation Type page.
- 3. Code examples are provided in the Firmware folder of the kit installer.

### 2.4 Uninstall Software

The software can be uninstalled using one of the following methods:

- Go to Start > Control Panel > Programs > Uninstall Programs; select the Uninstall tab for Windows.
- Go to Start > All Programs > Cypress > Cypress Update Manager > Cypress Update Manager; select the Uninstall button.



## 2.5 Verify Kit Version

To know the kit revision, look for the white sticker on the bottom left, on the reverse of the kit box. If the revision reads CY8CKIT-038 Rev \*\*, then, you own the latest version.





The CY8CKIT-038 PSoC 4200 Family Processor Module Kit should be mounted on the CY8CKIT-001 DVK. The serial wire debugger (SWD) interface is available for programming/debugging on the Processor module board as shown in the Figure 3-1.

## 3.1 Programming CY8CKIT-038 Kit

This section provides details on how to program the PSoC 4200 family device by using the example project, "VoltageDisplay\_SAR\_DAC".

Follow this procedure to program a project on to the PSoC 4200 family device:

- 1. Connect the PSoC 4200 family processor module on the CY8CKIT-001 DVK.
- 2. Apply the power to the CY8CKIT-001 DVK using either the battery connections or a wall power unit using 12V AC adapter.
- 3. Connect the MiniProg3 to a host PC's USB High Speed port using a USB cable.

Figure 3-1. PSoC 4200 Family Processor Module and Miniprog3 connection with CY8CKIT-001 DVK



**Note** Refer to CY8CKIT-001 PSoC Development Kit Board Guide to know the details on connections.



4. Open PSoC Creator. Click on the example project, **VoltageDisplay\_SAR\_ADC**, from the **Kits** folder present on the **Startup page** of PSoC Creator.

Figure 3-2. Kit Projects in the PSoC Creator Startup Page

oc creator	
ecent Projects	
VoltageDisplay_SAR_ADC.cywrk	
E Ex4_CapSense.cywrk	
EX2_IntensityLED.cywrk	
I Ex4_CapSense.cywrk	
D CapSense.cywrk	
Create New Project	
Open Existing Project	
etting Started	
PSoC Creator Start Page	
Quick Start Guide	
Intro to PSoC	
Intro to PSoC Creator	
PSoC Creator Training	
Help Tutorials	
Getting Started With PSoC 3	
Getting Started With PSoC 4	
Getting Started With PSoC 5 LP	
xamples and Kits	
Find Example Project	
Kits 🧭	
CY8CKIT-038	
🗊 CapSense.cywrk	
IntensityLED.cywrk	
LowPowerDemo.cywrk	
VoltageDisplay_SAR_ADC.cywrk	
roduct Information	
PSoC Creator	
PSoC Programmer	
PSoC 3	
PSoC 4	
PSoC 5	
PSoC 5 LP	

- 5. Create a folder in the desired location and click OK.
- 6. The project opens up in PSoC Creator and gets saved in that folder.
- 7. Go to **Tools** menu select **Options**.



#### Figure 3-3. Tools > Options

VoltageDisplay_SAR_ADC - PSoC Creator 2.2						
<u>File Edit View Project Build Debug</u>	Tools Window Help					
💱 🏠 📩 🚅 🖵 🍠 🖂 🔍 🗼 🛍	Install drivers for µVision					
	Datapath Config Tool					
Workspace Explorer (1 project)	DMA Wizard					
ā. 🥿	Bootloader Host					
3 Workspace VoltageDisplay SAR ADC' (1 Proie	Qptions DC <sup>®</sup> Creator™					
🖻 🔁 *Project 'VoltageDisplay_SAR_ADC' [C'						
- 🔏 TopDesign.cysch	Ę					

#### 8. Go to Program/Debug.

Options	? ×
Project Management     Text Editor     Design Entry     Language Support     Program/Debug     General     Forts and Colors     Device Recognition     Prot Configuration     Provice Intervent	Ask before deleting all breakpoints Require source files to exactly match the origial version Evaluate 32 children upon expand in tree view Default Radix: Hexadecimal Display <ul> <li>On Run/Reset, run to:</li> <li>Reset Vector  <ul> <li>Main</li> <li>First Breakpoint</li> </ul> </li> <li>When inserting software breakpoints, wam:</li> <li>Never <ul> <li>On First</li> <li>On Each</li> <li>Disable Clear-On-Read</li> <li>Automatically reset device after programming</li> <li>Automatically show disassembly if no source available</li> <li>Allow debugging even if build failed</li> </ul> </li> </ul>
Restore Defaults	OK Apply Cancel

9. Select Port Configuration and select MiniProg3.

Options	? ×
Project Management     Text Edtor     Design Entry     Language Support     Program/Debug     General     Forts and Colors     Device Recognition     Port Configuration     FX2LP-SWD     Tue TouchBridg     Environment	Active Protocol:       SWD         Clock Speed:       1.6 MHz         Power       Acquire Mode         0       5.0 V         Image: Solution of the system       Image: Solution of the system         0       3.3 V         Image: Solution of the system       Power Cycle         2.5 V       Connector         Image: Image: Image: Solution of the system       Image: Solution of the system         Image: Image: Image: Solution of the system       Image: Solution of the system         Image: Image: Image: Image: Image: Solution of the system       Image: Ima
Restore Defaults	OK Apply Cancel



10. Configure MiniProg3 using the settings below.

Options	ि <b>२</b>
Project Management     Text Editor     Design Enty     Language Support     Program/Debug     General     Forts and Colors     Device Recognition     Port Configuration     MiniProg3     FX2LP-SWD     True Touch Bridg     Environment	Active Protocol: SWD   Clock Speed: 1.6 MHz  Power  Acquire Mode  5.0 V  Acquire Mode  5.0 V  Power Cycle  2.5 V  Connector  1.8 V  5 pin  External  10 pin
Restore Defaults	OK Apply Cancel

11. Build the project by selecting the Build option.

Figure 3-4. Build Option

VoltageDisplay_SAR_ADC -	PSoC	Creator 2.2		
<u>File Edit View P</u> roject	<u>B</u> ui	ld <u>D</u> ebug <u>T</u> ools <u>W</u> indow	<u>H</u> elp	
🔁 🖞 👌 💕 🗔 🦪 🔄		Build VoltageDisplay_SAR_ADC	Shift+F6	• <b>•</b>
— • 🚵 🕸 👔 👹 🌺 ],		Clean VoltageDisplay_SAR_ADC		
Workspace Explorer (1 project)	÷÷	Clean and Build VoltageDisplay	_SAR_ADC	tart Page
1. <b>*</b>	<u>~</u>	<u>C</u> ancel Build	Ctrl+Break	
Workspace VoltageDisplay S	۲	Compile File	Ctrl+F6	bC <sup>®</sup> Creator™
□ Project 'VoltageDispl	đ	Generate Application		

#### 12.Click the Program icon.

Figure 3-5. Program Option





Select Debug Target	8 ×
■-5 MiniProg3/1216DD000A4C	MiniProg3/1216DD000A4C
└- 🕋 PS₀C 4 CY8C4245AXI-483	POWER = 3 VOLTAGE_ADC = 3580 FREQUENCY = 1600000 CONNECTOR = 5 PROTOCOL = SWD
	MiniProg3 version 2.05 [3.08/2.05]
Show all targets	Port Setting Port Acquire
	ок

In some cases, when you click the **Program** tab, the following window pops up.

Click on **Port Acquire**. Click **Connect** and then select **OK** to program the device.

Select Debug Target	<b>१ ×</b>
E-5 MiniProg3/1216DD000A4C	PSoC 4 CY8C4245AXI-483
	PSoC 4 (ARM CM0) Silicon ID: 0x0BB11477 Cypress ID: 0x04C81193 Revision: PRODUCTION
	Target unacquired
Show all targets	Connect
	ок

13. After successful programming, a prompt message is displayed in the output window (See Figure 3-6).



Figure 3-6. Successful Programming Message in Output Window

```
------ Build Succeeded: 04/02/2013 11:43:36 ------

Programming started for device: 'PSoC 4 CY8C4245AXI-483'.

Device ID Check

Erasing...

Programming of Flash Starting...

Protecting...

Verify Checksum...

Device 'PSoC 4 CY8C4245AXI-483' was successfully programmed at 04/02/2013 11:43:39.
```

Note Refer to Example Projects chapter on page 21 for more example projects.

## 4. Hardware



## 4.1 System Block Diagram

Figure 4-1. PSoC 4200 Family Block Diagram



#### Features

- 48-MHz Cortex-M0 CPU (0.9 DMIPS/MHz)
- 32-KB flash and 4-KB SRAM
- Programmable logic: Four Universal Digital Blocks
- Analog blocks: 12-bit 1-MSPS SAR ADC with Sample and Hold and a Programmable Sequencer, a Continuous Time Block with two opamps with a Comparator mode, a Temperature Sensor, and two low-power comparators
- Fixed function digital blocks: Two combination UART/SPI/I2C (one function at a time) Serial Communication Blocks (SCB). Four 16-bit Counter/Timer/PWMs with centre-aligned capability.



- Fixed function special blocks: CSD CapSense block with shield driver for waterproofing and digital LCD drive on all pins
- Clocking: Trimmed IMO and ILO clock sources.
- Deep Sleep, Hibernate, and Stop low power modes

Figure 4-2. CY8CKIT-038 PSoC 4200 Family Processor Module Board







The CY8CKIT-038 PSoC 4200 family processor module board has the following four blocks:

- 44-Pin TQFP package PSoC 4200 family device
- Four 2 × 16 headers, which connect to the CY8CKIT-001 DVK Main Board
- CMOD circuitry for CapSense application
- Single Wire Debug (SWD) connector

Hardware







## 5.1 Project: VoltageDisplay\_SAR\_ADC

For all the projects, place jumper J12 on CY8CKIT-001 in the LCD Power OFF position.

#### 5.1.1 Project Description

This example project measures an analog voltage controlled by the potentiometer. The project uses the internal SAR ADC configured for a 12-bit operation; the ADC range is 0 to VDDA. The results are displayed on the I2C character LCD.

Figure 5-1. Schematic and Flow Diagram of VoltageDisplay\_SAR\_ADC



Example Projects







#### 5.1.2 Hardware Connections

The example project requires the I2C character LCD to be configured as shown in the following table.

Pin Name	Port Name
Reset	P3[5]
SCB_SCL	P4[0]
SCB_SDA	P4[1]

5.1.2.1 Connections in PSoC Creator (VoltageDisplay\_SAR\_ADC.cydwr file)



#### 5.1.2.2 Physical Connections on CY8CKIt-001 DVK

Because it uses the potentiometer, the jumper VR\_PWR (J11) should be in place. This connects the potentiometer to the VDDA. Connect the output of the VR pin to P2[7] (Voltage\_Input) input pin as shown in Figure 5-3 on page 25.



#### 5.1.3 SAR ADC Configuration

To view or configure the SAR ADC component, double-click the component in the *TopDesign.cysch* file.

Figure 5-2. SAR ADC Configuration

Configure 'ADC_SAR_SEQ_P4'	WERLAND STREET	? ×
Name: ADC		
General Channels Built-in		4 Þ
Timing Clock sour	rce Sample mode	
<ul> <li>Sample rate (SPS):</li> <li>100000</li> <li>Internal</li> </ul>	Free running	
○ Clock frequency (kHz): 1800.000	al 💿 Hardware trigger	
Actual sample rate (SPS): 83333		
Input range	Result data format	
Vref select: VDDA/2 -	Differential result format: Signed -	
Vref value (V): 1.650	Single ended result format: Unsigned 💌	
Input buffer gain: Disable 💌	Data format justification: Right	
Single ended negative input: Vref	Samples averaged: 2	
Differential mode range: Vn +/- Vdda/2 (1.65 V)	Alternate resolution (bits):	
Single ended mode range: 0.0 to 2*Vref (3.3 V)	Averaging mode: Fixed Resolution	
Interrupt limits		
Low limit (hex): 0 🔄 High limit (hex): 7FF 🚔		
Compare mode: Result < Low_Limit		
Datasheet	OK Apply	Cancel
		.11

The SAR ADC is configured as follows:

- Free-running mode of operation is selected because the ADC scans only one channel continuously.
- Sample rate is set to 100,000 sps. The code waits for each sample, processes it, and displays the result on the LCD.
- Range is set to VSSA to 2\*VREF (3.3 V) in single-ended mode because the potentiometer output is a single-ended signal that can go from 0 to VDDA. Therefore, at 12-bit resolution, the ADC resolves in steps of VDDA/2.
- Voltage reference should be set to VDDA/2 supply voltage when the input range is set to VSSA to VDDA. It is set to 1.65 V here, because by default the VDDA jumper setting on the board is set to 3.3 V.

When the VDDA jumper on the board is set to 5 V, set **Operating Conditions** in the **System** tab to 5 V as shown in the following screenshot.

- Operating Conditions				
- Vidid (V)	5.0			
— Vida (V)	5.0			
Uvariable Vdda		-		
The number of bytes to reserve for the Heap.				
		Ŧ		
🚀 Pins Ӎ Analog 🕑 Clocks 💉 Interrupts 👷 System 🎬 Directives 📄 Flash Security	٩	Þ		
🗳 Pins M. Analog 🕑 Clacks 🖋 Interrupts 🐺 System 📓 Directives 📄 Flash Security 4 1				



#### 5.1.4 Verify Output

Build and program the code example, and reset the device. The LCD shows the voltage reading corresponding to the voltage on the potentiometer. The following figure demonstrates the functionality. When you turn the potentiometer, the voltage value changes.

Figure 5-3. VoltageDisplay\_SAR\_ADC Project Demonstration



You can also verify the voltage on the potentiometer using a precision multimeter.

**Note** The potentiometer connects to a differential ADC, which works in the single-ended mode. This means the ADC input is measured against internal VSSA. Any offset in the measurement can be positive or negative. This can result in a small offset voltage even when the potentiometer is zero.



## 5.2 **Project: IntensityLED**

#### 5.2.1 Project Description

This example code uses pulse-width modulators (PWM) to illuminate an LED. When the pulse width of the PWM varies, the LED brightness changes. By continuously varying the pulse width of the PWM, the example code makes an LED go from low brightness to a high brightness and back.

Figure 5-4. Intensity LED Project Flow Diagram

	IntensityLED					
Project Description			· · · · · · · · · · · · · · · · · · ·			
PWM1 is set with period value of 355 while PWM2 is set with 354 period value. The output of both are and ed to produce the beat frequency which is connected to LED to blink it with varying intensity						
Hardware Connections						
Connect P1[5] (LED) to any	One of the L PWM1 PWM ov un cc line	LEDs present o ଚ ଚ ଚ ଚ	in the CY8CKIT-001	I DVK		
	line_n >clock interrupt	Ð		→→→ m LED		
Clockin Z5 kHz	PWM2 PWM ov un cc	0 0				
	line line_n Clock interrupt	Ð				





#### 5.2.2 Hardware Connections

#### 5.2.2.1 Connections in PSoC Creator(IntensityLED.cydwr file)

Dif (1) Punchi)       All (2) Punchi (2)       All (2) Punc	(I) • • X Start Page IntensityLED.cydur			• 4.5
	() Briacht)	Alas Name /	Part	Per Li
	ID (CHICKIESSON )	LED 91(8)	• a	•
	under an and a second sec	PHRL_H 22(1) TCPHN:B	. 1	
	8	PHOL_N P2(71 TCPHOLIN		
		Wing         Image: Second		

#### 5.2.2.2 Physical Connections on CY8CKIT-001 DVK

Connect the output pin P1[5] (LED) to any one of the LEDs present on the CY8CKIT-001 DVK as shown in Figure 5-5.



## 5.2.3 Verify Output

When the example code is built and programmed into the device, reset the device by pressing the Reset button or power cycling the board. The project output is LED1 glowing with a brightness control that changes with time.

Figure 5-5. IntensityLED Project Demonstration





## 5.3 Project: LowPowerDemo

#### 5.3.1 Project Description

This project demonstrates the low-power functionality of PSoC 4200 family processor module. The project implements a firmware based code, which continuously monitors a switch to put the system into sleep or wake-up mode.

Figure 5-6. LowPowerDemo Schematic and Flow diagram



**Example Projects** 







#### 5.3.2 Hardware Connections

The example project requires the I2C character LCD to be configured as shown in the following table:

Pin Name	Port Name
Reset	P3[5]
SCB_SCL	P4[0]
SCB_SDA	P4[1]

#### 5.3.2.1 Connections in PSoC Creator (LowPowerDemo.cydwr file)



#### 5.3.2.2 Physical Connections on CY8CKIt-001 DVK

Connect P1[6] (SwitchPin) to any of the switches (SW1 or SW2), and P1[7] (SleepLED) to any of the LEDs of the CY8CKIT-001 DVK as shown in Figure 5-7 on page 32.

#### 5.3.3 Verify Output

Build and program the code example, and reset the device.

- When powered or during normal operation, "Low Power Demo" is displayed on the LCD and the LED is in ON state.
- When P1[6] (SwitchPin) is pressed, the LCD display turns off, LED turns off, and finally, the device goes to sleep.



When P1[6] (SwitchPin) is pressed the second time, the device returns to Active mode and the LCD display turns on and LED turns on.

Figure 5-7. a) LowPowerDemo Project Demonstration (Active Mode)







Figure 5-7. b) LowPowerDemo Project Demonstration (Low Power Mode)

LED is off



## 5.4 **Project: CapSense**

#### 5.4.1 Project Description

This code example provides a platform to build CapSense-based projects using PSoC 4200 family processor. The example uses two CapSense buttons and one 5-element slider provided on the board. Each capacitive sensor on the board is scanned using the Cypress CSD algorithm. The buttons are pre-tuned in the example code to take care of factors such as board parasitic.

Figure 5-8. CapSense Schematic and Flow Diagram

Ca	apSense
Project Description	
The button state is displayed on the on the slider is displayed as 0 - 100 position is displayed as ""	e I2C_LCD as on or off. The finger position )%. If no finger is present on the slider,the
Hardware Connection No specific hardware connections a connections are hardwired on the b	are required for this project because all board.
LCD for Display with I2C master component and Reset pin	CapSense Component CapSense CapSense CSD
I2C LCD → m pinReset	Manual
Master	





#### 5.4.2 Hardware Connections

No specific hardware connections are required for this project because all connections are hardwired on the board. The I2C character LCD and CapSense configurations are shown in the following table.

Pin Name	Port Name
Reset	P3[5]
SCB_SCL	P4[0]
SCB_SDA	P4[1]
Button0	P0[5]
Button1	P0[6]
Slider0	P0[0]
Slider1	P0[1]
Slider2	P0[2]
Slider3	P0[3]
Slider4	P0[4]



#### 5.4.2.1 Connections in PSoC Creator (CapSense.cydwr file)

Eile Edit View Project Build Debug In	ools <u>W</u> indow Help					
10 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	1 (* , 🚉 • , Debug • , 71% • @, Q, ,					
西 古乡区 帶燕						
Workspace Explorer (1 project) • # X	Start Page main.c TopDesign.cysch CapSense.cydwr					- 4 b X
Vorkspace 'CapSense' (1 Projects)		Alas	Name /	Port		Pin Lock
B Troject 'CapSense' [CY8C424540-48]		Cmod	\CapSense:Cmod\	P4[2] SCB0:SPI:SCLK	· 22	
- 2 TopDesign cysch		Button0BTN	\CapSense:Sns[0]\	PO[5] SCB1:IZC:SDA, SCB1:SFI:MISO, SCB1:UART:TX	* 29	• 🗷
- Header Files		Button1_BTN	\CapSense:Sns(1)\	PO[6] SCB1:SPI:SCLK, EXTCLK	- 30	• 💌
- h) device h		LinearSlider0_e0_LS	\CapSense:Sns(2)\	P0(0) SCB0:SPI:SS1	¥ 24	• 🛛
Le main.c		LinearSlider0_e1_LS	\CapSense:Sns(3)\	P0(1) SCB0:SPI:SS2	· 25	• 💌
		LinearSlider0_e2_LS	\CapSense:Sns[4]\	P0[2] SCB0:SPI:SS3	· 26	• 💌
54.84		LinearSlider0_e3_LS	\CapSense:Sns(5)\	P0(3)	• 27	• 🗵
heets	• <u><u><u></u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u><u></u></u>	LinearSlider0_e4_LS	\CapSense:Sns[6]\	P0[4] SCB1:I2C:SCL, SCB1:SFI:MOSI, SCB1:UART:RX	· 20	- 🗸
			\I2C_Master:sel\	P4[0] SCB0:IIC:SCL, SCB0:SFI:MOSI, SCB0:UNAT:EX	- 20	• 🖉
esult			\I2C_Master:sda\	P4[1] SCB0:I2C:SCA, SCB0:SPI:MISO, SCB0-ILADT-TX	· 21	• 🗸
			pinReset	P3[5] SCB1:SPI:SS2, TCPVH2:N	· 16	• 🛛
	11 VS VCS 13					
	2 P20 XP83 2 3 P21 XP83 2					
	4 P22 Captersian					
	1 F23					
	7 rgg conta CY8C4245AXI-483 rgg [2] Cations ind					
	1 Page server 44-TQFP server Page 20 Capteres (re)					
	P27 returns     Replace September 2					
	S         VS         MILE         Captered Sec           H         P32         Statistics of a Section and A         MILE         A	*				
	Image: Section of the section of t					
к[ , ф	📉 🖋 Pies 🕅 Analog 🕒 Clocks 🖋 Interrupts 🖉 System 📓 Directives 🗋 Flash S	scurity				4 Þ
Output Notice List						
Banda						O.C., A.Maniana A.Matan

#### 5.4.3 Verify Output

Build and program the code example, and reset the device. The LCD displays the status of the two buttons as "ON" or "OFF". The LCD also shows the slider touch position as a percentage.

When you touch a button, the LCD displays ON; when you remove the finger from the button, the LCD displays OFF as shown in Figure 5-9.







When the slider is touched, the corresponding finger position is displayed as a percentage on the LCD.

Figure 5-10. CapSense Slider Demo



**Note** You can also use the Character LCD provided with CY8CKIT-001 to implement your own designs using the PSoC 4200 Family Processor Module. Example projects using the Character LCD are not provided with this kit.

To use the Character LCD, move jumper J12 on CY8CKIT-001 to LCD Power ON.

Example Projects



# A. Appendix



## A.1 Schematic





## A.2 Bill of Materials (BOM)

ltem	Qty	Reference	Value	Description	Manufacturer	Mfr Part Number
1	1	СЗ	10 uF	CAP CER 10 UF 16 V X5R 0805	Murata Electronics North America	GRM21BR61C106KE15L
2	3	C2,C7,C8	1uF	CAP CER 1UF 10 V 10% X5R 0805	Kemet	C0805C105K8PACTU
3	2	C1, C6	2200 pF	CAP CER 2200PF 50 V 5% C0G 0603	Murata	GRM1885C1H222JA01D
4	5	C4, C5, C9, C10, C11	0.1 uF	CAP .10 UF 10 V CERAMIC X5R 0402	Kemet	C0402C104K8PACTU
5	4	J1, J2, J3, J4	HDR 2x16	CONN MALE 32POS DL 050 TH SHRD GOLD	Centronic Precision Electronic Co.	HHLHS32GB1
6	1	J5	HDR 1x5	CONN HEADER 5POS 0.1 VERT KEYED	Molex	22-23-2051
7	1	J6	3 PIN HDR	CONN HEADR BRKWAY 100 03POS STR	TE Connectivity	9-146280-0-03
8	1	P1	LCD HEADER	CONN RECEPT 100 SNGL STR 7POS	ЗМ	929850-01-07-RA
9	1	R1	ZERO	RES ZERO OHM 1/16W 0603 SMD	Panasonic - ECG	ERJ-3GEY0R00V
10	1	R8	2.7 K	RES 2.7K OHM 1/10W 5% 0603 SMD	Panasonic - ECG	ERJ-3GEYJ272V
11	1	R9	7.15 K	RES 7.15 K OHM 1/10W 1% 0603 SMD	Panasonic - ECG	ERJ-3EKF7151V
12	2	R10, R11	4.7 K	RES 4.7 K OHM 1/10W 5% 0603 SMD	Panasonic - ECG	ERJ-3GEYJ472V
13	5	TP2, TP3, TP4, TP5, TP6	RED	TEST POINT 43 HOLE 65 PLATED RED	Keystone Electronics	5000
14	1	TP1	BLACK	TEST POINT 43 HOLE 65 PLATED BLACK	Keystone Electronics	5001
15	1	U1	PSoC 4A	PSoC4A Mixed-Signal Array - 44-Pin TQFP	Cypress Semiconductor	PSoC4A
16	2			M2.5 x 1mm WASHER NYLON		
17	2			Self Thread Screws 2.5mm		
18	2			STANDOFF height 23mm		
19	1	U2	FXMAR2104	TRANSLATOR 4-BIT DUAL 12- UMLP	Fairchild Semiconductor	FXMAR2104UMX
20	1	R14	100 K	RES 100K OHM 1/10 W 5% 0402 SMD	Panasonic - ECG	ERJ-2GEJ104X
21	1	C12	0.01 uF	CAP 10000PF 16 V CERAMIC 0402 SMD	Panasonic - ECG	ECJ-0EB1C103K
22	1			16X2 I2C 3.3 V LCD module	SUNLIKE	CON-1X7_2-54MM
No Loa	d Com	ponents				
19	7	R2, R3, R4, R5, R6, R13, R12	NO LOAD	RES NO LOAD 0603 SMD	Panasonic - ECG	ERJ-3GEY0R00V
20	1	R7	10 K POT	Trimmer Resistors - Through Hole 3/8" round 10 Kohms 0.5 watt 20%	Bourns	3352T-1-103LF



## A.3 Pin Assignment Table

Port	Pin	Pin Name	Description
	24	P0[0]	GPIO,LCD,CSD,SCB0,COMP
	25	P0[1]	GPIO,LCD,CSD,SCB0,COMP
	26	P0[2]	GPIO,LCD,CSD,SCB0,COMP
PORTO	27	P0[3]	GPIO,LCD,CSD,COMP
	28	P0[4]	GPIO,LCD,CSD,SCB1
	29	P0[5]	GPIO,LCD,CSD,SCB1
	30	P0[6]	GPIO,LCD,CSD,SCB1,EXT_CLK
	31	P0[7]	GPIO,LCD,CSD,SCB1,WAKEUP
	37	P1[0]	GPIO,LCD,CSD,CTB,PWM
	38	P1[1]	GPIO,LCD,CSD,CTB,PWM
	39	P1[2]	GPIO,LCD,CSD,CTB,PWM
PORT 1	40	P1[3]	GPIO,LCD,CSD,CTB,PWM
	41	P1[4]	GPIO,LCD,CSD,CTB
	42	P1[5]	GPIO,LCD,CSD,CTB
	43	P1[6]	GPIO,LCD,CSD
	44	P1[7]	GPIO,LCD,CSD,EXT_REF
	2	P2[0]	GPIO,LCD,CSD,SARMUX
	3	P2[1]	GPIO,LCD,CSD,SARMUX
	4	P2[2]	GPIO,LCD,CSD,SARMUX
PORT 2	5	P2[3]	GPIO,LCD,CSD,SARMUX
	6	P2[4]	GPIO,LCD,CSD,SARMUX,PWM
	7	P2[5]	GPIO,LCD,CSD,SARMUX,PWM
	8	P2[6]	GPIO,LCD,CSD,SARMUX,PWM
	9	P2[7]	GPIO,LCD,CSD,SARMUX,PWM
	11	P3[0]	GPIO,LCD,CSD,SCB1,PWM
	12	P3[1]	GPIO,LCD,CSD,SCB1,PWM
	13	P3[2]	GPIO,LCD,CSD,SCB1,PWM,SWD
PORT 3	14	P3[3]	GPIO,LCD,CSD,SCB1,PWM,SWD
	15	P3[4]	GPIO,LCD,CSD,SCB1,PWM
	16	P3[5]	GPIO,LCD,CSD,SCB1,PWM
	17	P3[6]	GPIO,LCD,CSD,SCB1,PWM
	18	P3[7]	GPIO,LCD,CSD,PWM
	20	P4[0]	GPIO,LCD,CSD,SCB0
PORT 4	21	P4[1]	GPIO,LCD,CSD,SCB0
	22	P4[2]	GPIO,LCD,CSD,SCB0
	23	P4[3]	GPIO,LCD,CSD,SCB0



Port	Pin	Pin Name	Description
	1	VSS	DIGITAL GROUND
	19	VDDD	DIGITAL SUPPLY (1.8-5.5 V)
	32	XRES	CHIP RESET (active low)
OTHER	33	VCCD	REGULATED SUPPLY (Connect TO 1 uF Cap or 1.8 V
	34	VDDD	DIGITAL SUPPLY (1.8-5.5 V)
	35	VDDA	ANALOG SUPPLY (1.8-5.5V)
	36	VSSA	ANALOG GROUND
	10	VSS	DIGITAL GROUND

## A.4 Regulatory Compliance Information

CY8CKIT-038 has been tested and verified to comply with the following electromagnetic compatibility (EMC) regulations:

- EN 55022:2010 Class A Emissions
- EN 55024:2010 Class A Immunity