







Features

- Universal operating input voltage range 85 to 255 VAC
- · RoHS lead-solder exemption compliant
- · Class I equipment
- 1, 2, or 3 isolated outputs up to 64 V
- · Input over- and undervoltage lockout
- Outputs: SELV, no load, overload, short-circuit proof, rectangular current limiting characteristic
- · Adjustable output voltages with remote on/off
- Immunity according to IEC/EN 61000-4-2, -3, -4, -5, -6
- Emissions according to EN 55011/55022
- PCBs protected by lacquer
- · Battery charger models available

Safety according to IEC/EN 60950-1, UL/CSA 60950-1





Description

The H Series of AC-DC converters represents a flexible range of power supplies for use in advanced industrial electronic systems. Features include high efficiency, reliability, and low output voltage noise.

The converter inputs are protected against surges and transients occuring at the source lines. An input over- and undervoltage lockout circuit disables the outputs, if the input voltage is outside the specified range. An inrush current limitation prevents circuit breakers and fuses from tripping at switch-on.

All outputs are open- and short-circuit proof, and are protected against overvoltages by means of built-in suppressor diodes. The outputs can be inhibited by a logic signal applied to the connector (pin 2). If the inhibit function is not used, pin 2 should be connected to pin 23 to enable the outputs.

LED indicators display the status of the converter and allow visual monitoring of the system at any time.

Full input to output, input to case, output to case, and output to

output isolation is provided. The converters are designed and built according to the international safety standards IEC/EN 60950-1 and UL/CSA 60950-1, and they are approved by the safety agencies TÜV and UL.

The case design allows operation at nominal load up to 50 °C in a free-air ambient temperature. If forced cooling is provided, the ambient temperature may exceed 50 °C but the case temperature should remain below 80 °C under all conditions.

A temperature sensor generates an inhibit signal, which disables the outputs, when the case temperature $T_{\rm C}$ exceeds the limit. The outputs automatically recover, when the temperature drops below the limit.

Two options are available to adapt the converters to individual applications (D, V).

The converters may either be plugged into 19" rack system according to IEC 60927-3 or be mounted onto a chassis or a plate.

Table of Contents	Page		Page
Description	1	Immunity to Environmental Conditions	12
Model Selection	2	Mechanical Data	13
Functional Description	3	Safety and Installation Instructions	14
		Description of Options	
Electrical Output Data	5	Accessories	20
		EC Declaration of Conformity	
Electromagnetic Compatibility (EMC)	11	·	



Model Selection

Non-standard input/output configurations or special custom adaptions are available on request. Table 1 provides an overview of the basic input and output configurations. More

than 1000 different types have been manufactured with different input/output configurations and customized specialities. Please consult Power-One for additional information.

Table 1a: Standard models

Out	put 1	Outp	ut 2	Outp	ut 3	Operating input voltage range and effic	iency ¹	Options ²
V _{o nom} [VDC]	I _{o nom}	V _{o nom} [VDC]	I _{o nom}	V _{nom} [VDC]	I _{o nom}	V _{i min} – V _{i max} 85 – 255 VAC, 47 – 63 Hz	η _{min} [%]	
5.1	11	-	-	-	-	LH1001-2R	74	D1 – D8, V2, V3
12	6	-	-	-	-	LH1301-2R	81	D1 – D8
15	4.5	-	-	-	-	LH1501-2R	83	D1 – D8
24	3	-	-	-	-	LH1601-2R	83	D1 – D8
48	1.5	-	-	-	-	LH1901-2R	83	D1 – D8
12	2	12	2	-	-	LH2320-2	81	D1 – D8
15	1.7	15	1.7	-	-	LH2540-2	81	D1 – D8
5.1	5	12	0.7	12	0.7	LH3020-2	78	D1 – D8, V2, V3
5.1	5	15	0.6	15	0.6	LH3040-2	78	D1 – D8, V2, V3

Table 1b: Battey charger models


		Output		Operating input voltage range and eff	Options ²	
V _{Bat} [VDC]	V _{o safe} ³ [VDC]	V _{o max} [VDC]	I _{o nom} [A]	V _{i min} - V _{i max} 85 - 255 VAC, 47 - 63 Hz	η _{min} [%]	
12	12.84	14.15 – 14.6	5.0	LH1781-2R	81.5	D1 – D8
24	25.68	28.3 – 29.15	2.5	LH1782-2R	81.5	
36	38.52	42.45 - 43.72	1.67	LH1783-2R	83.5	
48	51.36	56.6 - 58.3	1.25	LH1784-2R	83.5	
60	64.2	70.75 – 72.87	1.0	LH1785-2R	83.5	

 $^{^1}$ Min. efficiency at $\it V_{\rm i\,nom}$ and $\it I_{\rm o\,nom}$. Typical values are approx. 2% better. 2 Ask Power-One for availability!

³ Setting voltage with open R-input (battery chargers)



Part Number Description



¹ Option D excludes option V and vice versa

Example: LH1501-2D3: AC-DC converter, operating input voltage range 85 – 255 VAC, providing one output with 15 V / 4.5 A, equipped with an output voltage adjust input (R), and undervoltage monitor D3.

Functional Description

The input voltage is fed via an input fuse, an input filter, and an inrush current limiter to the input capacitor. This capacitor sources a single-transistor forward converter. Each output is powered by a separate secondary winding of the main transformer. The resultant voltages are rectified and their ripples smoothed by a power choke and an output capacitor. The main control circuit senses the main output voltage $V_{\rm ol}$ and generates, with respect to the maximum admissible output currents, the control signal for the primary switching transistor. This signal is transferred to the primary side by a coupling transformer.

The auxiliary output voltages $V_{\rm o2}$ and $V_{\rm o3}$ are tracking. Each auxiliary output's current is sensed using a current transformer. If one of the outputs is driven into current limit, the other outputs will reduce their output voltages as well, because all output currents are controlled by the same main control circuit.






Fig. 1
Block diagram of a triple-output model.

- ¹ Input fuse
- ² Transient suppressor
- ³ Inrush current limiter (NTC)
- ⁴ Adjust input for single-output models with feature R.

Electrical Input Data

General conditions:

- $-T_A$ = 25 °C, unless T_C is specified.
- Connector pins 2 and 23 interconnected, R input not connected; with option P: $V_0 = V_{0 \text{ nom}}$

Table 2: Input data

Input				LM		Unit
Chara	cteristics	Conditions	min	typ	max	1
V _i	Operating input voltage	$I_0 = 0 - I_{0 \text{ nom}}$	85		255	VAC ¹
V _{i nom}	Nominal input voltage	$T_{\text{C min}} - T_{\text{C max}}$		230		
I _i	Input current	$V_{\text{i nom}}$, $I_{\text{o}} = I_{\text{o nom}}^2$		0.44		А
P _{i0}	No-load input power: Single-output model Double-output model Triple-output model	$I_{\text{o1,2,3}} = 0$		1 7 7	2.5 9 9	W
P _{i inh}	Idle input power	inhibit mode			2.5	
I _{inr p} 5	Peak inrush current	$V_{\rm i} = V_{\rm imax}$			42 ⁴	А
t _{inr r}	Rise time	$R_{\rm S} = 0 \ \Omega^{3}$ $T_{\rm C} = 25 \ ^{\circ}{\rm C}$		300		μs
t _{inr h}	Time to half-value	7 _C = 25 0		1600		
R _i	Input resistance	T _C = 25 °C	800			mΩ
R _{NTC}	NTC resistance		8000 4			
C _i	Input capacitance		140		270	μF
V _{i abs}	Input voltage limits without any damage		0		284	VAC
			1			

- ¹ Frequency 47 63 Hz
- With multiple-output models, the same condition for each output applies.
- 3 $R_{\rm S}$ = source resistance.
- ⁴ Value for initial switch-on cycle.
- ⁵ $I_{\text{inr p}} = V_i/(R_s + R_i + R_{\text{NTC}})$; see Inrush Current.



Input Fuse

A slow-blow fuse (Schurter SPT 2.5 A, 250 V, size 5×20 mm) mounted inside of the converter protects against severe defects. The fuse is not accessible by the user.

The fuse and a VDR form together with the input filter an effective protection against high input transients.

Input Under-/Overvoltage Lockout

If the input voltage is below approx. 60 VAC or exceeds approx. 280 VAC, an internally generated inhibit signal disables the output(s). When checking this function the absolute maximum input voltage rating $V_{i\,abs}$ must be carefully considered (see table *Input data*).

Note: When V_i is between $V_{i \, \text{min}}$ and the undervoltage lockout level, the output voltage may be below the value defined in table *Output data*.

Inrush Current

The converters incorporate an NTC resistor in the input line, which at initial switch-on cycle limits the peak inrush current, in

order to prevent the connectors and switching devices from damage. Subsequent switch-on cycles within a short interval will cause an increase of the peak inrush current due to the warming-up of the NTC resistor.

The inrush current at switch-on can be calculated as follows:

$$I_{\text{inr p}} = \sqrt{2} \cdot V_{\text{i rms}} / (R_{\text{s}} + R_{\text{i}} + R_{\text{NTC}})$$




Fig. 2
Equivalent circuit diagram for input impedance

Electrical Output Data

General conditions

- $-T_A = 25$ °C, unless T_C is specified.
- Connector pins 2 and 23 interconnected, R input not connected.

Table 3a: Output data of single-output models

Outpu	ıt		V _{o nom}		5.1 V	,		12 V		15 V	,		24 V 48 V		Unit			
Chara	cteristics		Conditions	min	typ	max	min	typ	max	min typ	max	min	typ	max	min	typ	max	
V _o	Output vo	ltage	V _{i nom} , I _{o nom}	5.0		5.20	11.76	;	12.24	14.70	15.30	23.52		24.48	47.04	4	48.96	V
V _{op}	Output ov	rervoltage			7.5			21		25			41			85		
I _{o nom}	Output cu	ırrent	V _{i min} – V _{i max}	0		11	0		6	0	4.5	0		3	0		1.5	Α
I _{o L}	Output cu	irrent	$T_{\text{C min}} - T_{\text{C max}}$	11.44	1		6.24			4.68		3.12			1.56			
V _o		Switch. freq.	V _{i nom} , I _{o nom}		30	50		60	100	50	80		50	80		50	100	mV_{pp}
	voltage noise	Total	IEC/EN 61204 BW = 20 MHz		60	120		40	80	40	80		40	80		-		
ΔV _o V	Static line	regulation	$V_{i \min} - V_{i nom}$ $V_{i nom} - V_{i \max}$ $I_{o nom}$			±50			±100		±100			±150			±150	mV
ΔV_{ol}	Static loa	d regulation	V _{i nom} , I _{o nom} – 0			50			150		150			150			150	
V _{o d}	Dynamic load	Voltage deviation	$V_{\text{i nom}}$ $I_{\text{o nom}} \leftrightarrow {}^{1}/{}_{3} I_{\text{o nom}}$		±220			±400	1	±200)	=	±200)	:	±150		
t _d	regulation	Recovery time	IEC/EN 61204		100			80		80			80			120		μs
α_{Vo}	Temperat		V _{i min} – V _{i max}		±0.02	2	:	±0.02	2	±0.02	2	±	0.02	2	=	0.02	2	%/K
	coefficien $\Delta V_{\rm o}/\Delta T_{\rm C}$	t	$0 - I_{\text{o nom}}$		±1.0			±2.4		±3.0		:	±4.8	1		±9.6		mV/K

¹ By suppressor diode

² See fig. 4 Dynamic load regulation.



Table 3b: Output data of double-output models. Same general conditions as per table 3a

Outpu	ıt		V _{o nom}			2 ×	12 V			2 × 15 V					Unit	
				(Output	: 1	С	utput	2	C	utput	1	Oı	ıtput :	2	
Chara	cteristics	Conditions		min	typ	max	min	typ	max	min	typ	max	min	typ	max	
V _o	Output v	oltage	V _{i nom} , I _{o nom}	11.76		12.24	11.4		12.6	14.7		15.3	14.25		15.75	V
			$V_{\text{i nom}}, I_{\text{o2}} = 0$						13.8						17.25	
V _{op}	Output o	vervoltage n			21			25			25			31		
I _{o nom}	Output c	urrent	V _{i min} - V _{i max}	0		2	0		2	0		1.7	0		1.7	Α
I _{o L}	Output o	urrent limit	$T_{\text{C min}} - T_{\text{C max}}$	2.08			2.08			1.77			1.77			
V _o	Output	Switch. freq.	V _{i nom} , I _{o nom}		15	30		20	40		15	30		20	40	mV_{pp}
	voltage noise ¹	Total	BW = 20 MHz		50	150		50	150		40	150		40	150	
ΔVον	Static lin	e regulation	$V_{i \min} - V_{i nom}$ $V_{i nom} - V_{i \max}$ $I_{o nom}$			±50			±80			±60			±180	mV
ΔV _{ol}	Static loa	ad regulation	V _{i nom} , I _{o nom} – 0 ³			50		2			60			2		
α_{Vo}	Tempera	iture nt $\Delta V_{ m o}/\Delta T_{ m C}$	$V_{\text{i min}} - V_{\text{i max}}$ $0 - I_{\text{o nom}}$		±2.4						±3.0					mV/K

Table 3c: Output data of triple-output models. Same general conditions as per table 3a

Outpu	ıt		V _{o nom}		5	i.1 V, 2	× 12 \	/		5.1 V, 2 × 15 V						Unit
Chara	ctorictics	Conditions		min	Output		o min	utput		min	utput			itput :	2 max	
	1				typ	max		typ	max		typ	max	min	ιуρ		
V _o	Output v	oltage	V _{i nom} , I _{o nom}	5.0		5.2	11.4		12.6	5.0		5.2	14.25		15.75	V
			$V_{\text{i nom}}, I_{\text{o2}} = I_{\text{o3}} = 0$						13.8						17.25	
V _{op}	Output o	vervoltage n			7.5			25			7.5			31		
I _{o nom}	Output c	urrent	V _{i min} – V _{i max}	0		5	0		0.7	0		5	0		0.6	Α
I _{o L}	Output o	urrent limit	$T_{\text{C min}} - T_{\text{C max}}$	5.2			0.73			5.2			0.62			
V _o	Output	Switch. freq.	V _{i nom} , I _{o nom}		15	30		10	20		15	30		10	20	mV_{pp}
	voltage noise 1	Total	BW = 20 MHz		30	150		50	150		40	150		40	150	
ΔV _o v	Static lin	e regulation	$V_{i \min} - V_{i nom}$ $V_{i nom} - V_{i \max}$ $I_{o nom}$			±30			±150			±30			±150	mV
ΔV _{ol}	Static loa	ad regulation	V _{i nom} , I _{o nom} - 0 ³			25		2			250			2		
α_{Vo}	Tempera coefficier	iture nt $\Delta V_{ m o}/\Delta T_{ m C}$	$V_{\text{i min}} - V_{\text{i max}}$ $0 - I_{\text{o nom}}$		±1.0						±1.0					mV/K


¹ Measured with a clamp according to IEC 61204

See Voltage regulation of tracking outputs
3 Condition for the specified output; other outputs loaded with $I_{\rm o\ nom}$



Output Characteristic and Protection

Each output is protected by a suppressor diode, which under a worst case condition may become a short circuit. The suppressor diodes are not designed to withstand externally applied overvoltages. Overload at any of the outputs will cause a shutdown of all outputs. A red LED indicates the overload condition of the respective output.



Typical main output voltage V_{o1} versus current I_{o1}





Fig.4 Dynamic load regulation of V_{01} versus load change.

Regulation of Multiple-Output Models

Output 1 is under normal conditions regulated to $V_{\rm o1\;nom}$,



regardless of the output current. The voltage of the tracking outputs 2 and 3 depends upon their load and the load on output 1; see fig. 5 to 8.




Fig. 6
Static load regulation V₀₂ versus I₀₁ (LH2540-2)




Fig. 7 Static load regulation $V_{\rm o2}$ and $V_{\rm o3}$ versus $I_{\rm o1}$ (LH3020-2, $I_{\rm o2}=I_{\rm o3}$)




Fig. 8 Static load regulation V_{02} and V_{03} versus I_{01} (LH3040-2, $I_{02} = I_{03}$)



Thermal Considerations and Protection

If a converter is located in free, quasi-stationary air (convection cooling) at the indicated maximum ambient temperature $T_{\rm A\,max}$ (see table *Temperature specifications*) and is operated at its nominal input voltage and output power, the temperature measured at the measuring point of case temperature $T_{\rm C}$ (see *Mechanical Data*) will approach the indicated value $T_{\rm C\,max}$ after the warm-up phase. However, the relationship between $T_{\rm A}$ and $T_{\rm C}$ depends heavily on the conditions of operation and integration into a system. The thermal conditions are influenced by input voltage, output current, airflow, and temperature of surrounding components and surfaces. $T_{\rm A\,max}$ is therefore, contrary to $T_{\rm C\,max}$, an indicative value only.

Caution: The installer must ensure that under all operating conditions $T_{\mathbb{C}}$ remains within the limits stated in the table *Temperature specifications*.

Notes: Sufficient forced cooling or an additional heat sink allow $T_{\rm A}$ to pass over 50 °C, if $T_{\rm C\ max}$ is not exceeded.

At an ambient temperature T_A of 65 °C with only convection cooling, the maximum permissible current for each output is approx. 50% of its nominal value; see fig. 9.

A temperature sensor generates an internal inhibit signal disabling the outputs, when the case temperature exceeds $T_{\rm C\ max}$. The outputs automatically recover, when the temperature drops below this limit.

of the case temperature $T_{\rm C}$. Consequently, a reduction of the max. ambient temperature by 10 K is recommended.

Both outputs of a **double-output converter** may be connected in parallel without any restriction.

Note: If output 2 of a double-output converter is not used, we recommend to connect it in parallel with the main output.

Output 2 and output 3 of a **triple-output converter** may be connected in parallel without any restriction.

Note: If the output 2 or 3 of a triple-output converter is not used, we recommend to connect it in parallel with the other auxiliary output.

Main or auxiliary outputs can be connected in series with any other output of the same or another converter. In series connection, the maximum output current is limited by the lowest current limit. Output ripple and regulation values are added. Connection wiring should be kept as short as possible.

If output terminals are connected together in order to establish multi-voltage configurations, e.g., +5.1 V, ±12 V etc., the common-ground connecting point should be as close as possible to the connector of the converter in order to avoid excessive output ripple voltages.

Auxiliary outputs of different converters should not be connected in parallel!




Fig. 9
Output current derating versus temperature

Parallel and Series Connection

Main outputs of equal nominal voltage can be connected in parallel. It is important to assure that the main output of a multiple-output converter is forced to supply a minimum current of 10% of $I_{\rm 0\ nom}$ to enable correct operation of its own auxiliary outputs.

In parallel operation, one or more of the main outputs may operate continuously in current limitation, causing an increase



Auxiliary Functions

i Inhibit

The outputs of the converters may be enabled or disabled by means of a logic signal (TTL, CMOS, etc.) applied between the inhibit input i and the negative pin of output 1 (Vo1–). In systems with several converters, this feature can be used, for example, to control the activation sequence of the converters. If the inhibit function is not required, connect the inhibit pin 2 to pin 23 to enable the outputs (active low logic, fail safe). The response times are specified in fig. 12.




Fig. 10 Typical inhibit current I_{inh} versus inhibit voltage V_{inh}




Fig. 11 Definition of V_{inh} and I_{inh} .




Fig. 12 Output response as a function of V_i or inhibit control

Table 4: Inhibit data

Chara	acteristics		Conditions	min	typ	max	Unit
V _{inh}	Inhibit input voltage to keep	$V_{\rm o}={ m on}$	V _{i min} – V _{i max}	-50		0.8	V
	output voltage	$V_{\rm o} = {\rm off}$	$T_{\text{C min}} - T_{\text{C max}}$	2.4		50	
I _{inh}	Inhibit current		V _{inh} = 0	-60	-100	-220	μA

Table 5: Output response time $t_{\rm f}$ and $t_{\rm f}$ (see fig. 4). Values not applicable for models equipped with option E.

Type of converter	$t_{\rm r}$ at $P_{\rm o}$ = 0 an	d t_f at $P_o = P_{o \text{ nom}}$	$t_{\rm r}$ and $t_{\rm f}$ at	$P_0 = {}^3I_4 P_{0 \text{ nom}}$	t _r at P _o	= P _{o nom}	Unit
	typ	max	typ	max	typ	max	
LH1001-2R	3	17	3	17	5	25	ms
LH1301-2R	5	25	8	30	10	40	
LH1501-2R	3	17	5	25	15	50	
LH1601-2R	8	30	15	45	20	70	
LH1901-2R	35	100	50	150	85	230	
LH2320-9	10	40	15	50	25	80	
LH2540-9	8	30	20	40	20	60	
LH3020-9	30	85	45	130	75	210	1
LH3040-9	20	70	30	90	50	150	

Conditions:

R input not connected. For multiple-output models the figures indicated in the table relate to the output, which reacts slowest. All outputs are resistively loaded. Variation of the input voltage within $V_{i \min} - V_{i \max}$ does not influence the values considerably.



R Output Voltage Adjustment

As a standard feature, single-output models offer an adjustable output voltage identified by letter R in the type designation.

Note: With open R input, $V_0 = V_{0 \text{ nom}}$.

The output voltage $V_{\rm o}$ can either be adjusted by an external voltage ($V_{\rm ext}$) or by an external resistor ($R_{\rm ext1}$ or $R_{\rm ext2}$). The adjustment range is approximative 0 – 110% of $V_{\rm o \ nom}$. For output voltages $V_{\rm o} > V_{\rm o \ nom}$, the minimum input voltage $V_{\rm i \ min}$ specified in *Electrical Input Data* increases proportionally to $V_{\rm o}/V_{\rm o \ nom}$.




Fig. 13
Output voltage adjustment

a) Adjustment by means of an external resistor R_{ext} : Depending upon the value of the required output voltage, the resistor shall be connected:

either: Between the R and G pin to achieve an output voltage adjustment range of $V_0 \approx 0$ to 100% of $V_{o nom}$.

$$R_{\text{ext1}} \approx 4 \text{ k}\Omega \bullet \frac{V_0}{V_{\text{o nom}} - V_0}$$

or: Between the R pin and Vo+ to achieve an output voltage range of $V_{\rm o} \approx 100$ to 110% of $V_{\rm o nom}$.

$$R_{ext2} \approx 4 \ k\Omega \bullet \frac{\left(V_{o} - 2.5 \ V\right)}{2.5 \ V \bullet \left(V_{o} / V_{o \ nom} - 1\right)}$$

Caution: To prevent damage, $R_{\rm ext2}$ should never be less than 47 kΩ.

Note: R inputs of n converters with paralleled outputs may be paralleled too, but if only one external resistor is used, its value should be $R_{\rm ext1}$ /n or $R_{\rm ext2}$ /n respectively.

b) Adjustment by means of an external control voltage $V_{\rm ext}$ between G and R pin:

The control voltage range is 0 to 2.75 V and allows for adjustment in the range of $V_0 \approx 0$ to 110% of $V_{0 \text{ nom}}$.

$$V_{\rm ext} \approx \frac{V_0 \cdot 2.5 \text{ V}}{V_{\rm 0 nom}}$$

Caution: The external control voltage should be in the range 0 to +3 V to prevent the converter from damage.

Table 6a: R_{ext1} for $V_{\text{o}} < V_{\text{o nom}}$ (conditions: $V_{\text{i nom}}$, $I_{\text{o nom}}$, rounded up to resistor values E 96, R_{ext2} is not fitted)

V _{o nom}	= 5.1 V	V _{o nom}	= 12 V	V _{o nom}	= 15 V	V _{o nom}	= 24 V	V _{o non}	1 = 48 V
<i>V</i> _o [V]	$R_{\rm ext1}$ [k Ω]	<i>V</i> _o [V]	$R_{\rm ext1}$ [k Ω]	<i>V</i> _o [V]	$R_{\rm ext1}$ [k Ω]	<i>V</i> _o [V]	$R_{\rm ext1}$ [k Ω]	<i>V</i> _o [V]	$R_{\rm ext1}$ [k Ω]
0.5	0.432	2.0	0.806	2.0	0.619	4.0	0.806	8.0	0.806
1.0	0.976	3.0	1.33	4.0	1.47	6.0	1.33	12.0	1.33
1.5	1.65	4.0	2.0	6.0	2.67	8.0	2.0	16.0	2.0
2.0	2.61	5.0	2.87	8.0	4.53	10.0	2.87	20.0	2.87
2.5	3.83	6.0	4.02	9.0	6.04	12.0	4.02	24.0	4.02
3.0	5.76	7.0	5.62	10.0	8.06	14.0	5.62	28.0	5.62
3.5	8.66	8.0	8.06	11.0	11.0	16.0	8.06	32.0	8.06
4.0	14.7	9.0	12.1	12.0	16.2	18.0	12.1	36.0	12.1
4.5	30.1	10.0	20.0	13.0	26.1	20.0	20.0	40.0	20.0
5.0	200.0	11.0	44.2	14.0	56.2	22.0	44.2	44.0	44.2

Table 6b: R_2 for $V_0 > V_{0 \text{ nom}}$ (conditions: $V_{i \text{ nom}}$, $I_{0 \text{ nom}}$, rounded up to resistor values E 96, R_{ext1} is not fitted)

V _{o nom}	= 5.1 V	V _{o nom}	, = 12 V	V _{o nom}	= 15 V	V _{o nom}	= 24 V	V _{o non}	n = 48 V
<i>V</i> _o [V]	$R_{\rm ext2}$ [k Ω]	<i>V</i> _o [V]	$R_{\rm ext2}$ [k Ω]	<i>V</i> _o [V]	$R_{\rm ext2}$ [k Ω]	<i>V</i> _o [V]	$R_{\rm ext2}$ [k Ω]	<i>V</i> _o [V]	$R_{\rm ext2}$ [k Ω]
5.15	464	12.1	1780	15.2	1470	24.25	3160	48.5	6810
5.20	215	12.2	909	15.4	750	24.50	1620	49.0	3480
5.25	147	12.3	619	15.6	511	24.75	1100	49.5	2370
5.30	110	12.4	464	15.8	383	25.00	825	50.0	1780
5.35	90.9	12.5	383	16.0	332	25.25	715	50.5	1470
5.40	78.7	12.6	316	16.2	274	25.50	590	51.0	1270
5.45	68.1	12.7	274	16.4	237	25.75	511	51.5	1100
5.50	61.9	12.8	249	16.5	226	26.00	453	52.0	953
		13.0	200			26.25	402	52.5	845
		13.2	169			26.40	383	52.8	806



Display Status of LEDs




Fig. 14
Status of LEDs. $V_{i \, uv} = undervoltage \, lockout, \, V_{i \, ov} = overvoltage \, lockout$

LEDs "OK" and "i" status versus input voltage $V_{\rm i}$

Conditions: $I_0 \le I_{o \text{ nom}}$, $T_C \le T_{C \text{ max}}$, $V_{inh} \le 0.8 \text{ V}$

LED "OK" and " $I_{0\,L}$ " status versus output current I_{0} Conditions: $V_{i\,min}-V_{i\,max}$, $T_{C}\!\le T_{C\,max}$, $V_{inh}\!\le 0.8~V$

LED "i" versus case temperature Conditions: $V_{i \; min} - V_{i \; max}$, $I_{o} \leq I_{o \; nom}$, $V_{inh} \leq 0.8 \; V$

LED "i" versus V_{inh} Conditions: $V_{i \, min} - V_{i \, max}$, $I_{o} \le I_{o \, nom}$, $T_{C} \le T_{C \, max}$

Electromagnetic Compatibility (EMC)

A metal oxide VDR (depending upon converter model) together with an input fuse and an input filter form an effective

protection against high input transient voltages, which typically occur in most installations, but especially in battery-driven mobile applications. The H series has been successfully tested to the following specifications:

Electromagnetic Immunity

Table 7: Immunity type tests

Phenomenon	Standard	Level	Coupling mode ²	Value applied	Waveform	Source imped.	Test procedure	In oper.	Per- form. ³
Electrostatic discharge (to case)	IEC/EN 61000-4-2	2	contact discharge	4000 V _p	1/50 ns	330 Ω	10 positive and 10 negative discharges	yes	A
Electromagnetic field	IEC/EN 61000-4-3	х	antenna	20 V/m	AM 80% 1 kHz	n.a.	26 to 1000 MHz	yes	A 1
Electrical fast transient/burst	IEC/EN 61000-4-4	1	direct, i/c, +i/-i	500 V _p	bursts of 5/50 ns 2.5/5 kHz over 15 ms; burst period: 300 ms	50 Ω	60 s positive 60 s negative transients per coupling mode	yes	
Surge	IEC/EN	1	i/c	500 V _p	1.2/50 µs	12 Ω	5 pos. and 5 neg.	yes	Α
	61000-4-5	1	+i/—i	500 V _p	1	2 Ω	surges per		

¹ For converters with 3 output voltages, temporary deviation from specs possible

² i = input, o = output, c = case

³ A = Normal operation, no deviation from specifications, B = Normal operation, temporary deviation from specs possible



Electromagnetic Emissions

Table 8: Emissions at V_{i nom} and I_{o nom}

Series	IEC/EN 55022			
	≤30 MHz	≥30 MHz		
LH	<a< td=""><td><b< td=""></b<></td></a<>	<b< td=""></b<>		

Immunity to Environmental Conditions

Table 9: Mechanical and climatic stress

Test r	method	Standard	Test conditions		Status
Cab	Damp heat steady state	IEC/EN 60068-2-78 MIL-STD-810D section 507.2	Temperature: Relative humidity: Duration:	40 ^{±2} °C 93 ^{+2/-3} % 21 days	Converter not operating
Ea	Shock (half-sinusoidal)	IEC/EN 60068-2-27 MIL-STD-810D section 516.3	Acceleration amplitude: Bump duration: Number of bumps:	15 g _n = 147 m/s ² 6 ms 18 (3 each direction)	Converter operating
Eb	Bump (half-sinusoidal)	IEC/EN 60068-2-29 MIL-STD-810D section 516.3	Acceleration amplitude: Bump duration: Number of bumps:	10 $g_n = 98 \text{ m/s}^2$ 16 ms 6000 (1000 each direction)	Converter operating
Fc	Vibration (sinusoidal)	IEC/EN/DIN EN 60068-2-6 MIL-STD-810D section 514.3	Acceleration amplitude: Frequency (1 Oct/min): Test duration:	0.15 mm (10 - 60 Hz) 2 g _n = 20 m/s ² (60 - 150 Hz) 10 - 150 Hz 3.75 h (1.25 h each axis)	Converter operating

Temperatures

Table 10: Temperature specifications, values given are for an air pressure of 800 – 1200 hPa (800 – 1200 mbar)

Temperature			Stand		
Cha	racteristics	Conditions	min	max	Unit
T _A	Ambient temperature	Operational	-10	50 ¹	°C
T_{C}	Case temperature		-10	80	
Ts	Storage temperature	Not operational	-25	100	

¹ Single output models up to 71 °C with derating.

Reliability

Table 11: MTBF

Values at specified Case Temperature	Model	Ground benign 40 °C	Unit
MTBF ¹	LH1000	384 000	h
	LH2000	306 000	
	LH3000	270 000	


¹ Calculated in accordance with MIL-HDBK-217E



Mechanical Data

Dimensions in mm.







Safety and Installation Instructions

Connector Pin Allocation

Pin no. 26 (protective earth) is leading, ensuring that it makes contact with the female connector first.

Table 12: Pin allocation

Electrical determination	LH	1000	LH	2000	LH	3000
	Pin	Ident	Pin	Ident	Pin	Ident
Inhibit	2	i	2	i	2	i
Safe Data or ACFAIL	5	D or V ¹	5	D or V ¹	5	D or V ¹
Output voltage (positive) Output voltage (negative)	8	Vo+	8	n.c.	8	Vo3+
	11	Vo-	11	n.c.	11	Vo3-
Voltage adjust Adjust return	14 17	R G				
Output voltage (positive) Output voltage (negative)			14 17	Vo2+ Vo2-	14 17	Vo2+ Vo2-
Output voltage (positive) Output voltage (negative)	20	Vo+	20	Vo1+	20	Vo1+
	23	Vo-	23	Vo1-	23	Vo1-
Protective earthing PE ²	26	(b)	26	(b)	26	(
AC neutral input	29	N≂	29	N≂	29	N≂
AC line input	32	L≂	32	L≂	32	L≂

¹ Not connected, if option neither option D or V is fitted.

Installation Instructions

The H Series converters are components, intended exclusively for inclusion within other equipment by professional installers. Installation must strictly follow the national safety regulations in compliance with the enclosure, mounting, creepage, clearance, casualty, markings and segregation requirements of the end-use application.

Connection to the system shall be made via the female connector H11. Other installation methods may not meet the safety requirements.

The converters are provided with pin no. 26 $(\textcircled{\oplus})$, which is reliably connected with the case. For safety reasons, it is essential to connect this pin with the protective earth of the supply system.

A non-accessible input fuse is connected in the line to pin 32 (L_{∞}). Since this fuse is designed to protect the converter in case of an overcurrent and does not necessarily cover all customer needs, an external fuse suitable for the application and in compliance with the local requirements may be necessary in the wiring to one or both input pins (no. 29 and/or no. 32), particularily if the phase or neutral line cannot be assigned to the corresponding terminals.

Important: If the inhibit function is not in use, pin 2 (i) should be connected with pin 23 (Vo-) to enable the output(s).

Caution: Do not open the converters, or warranty will be invalidated.




Fig. 16 View of male H11 connector.

Make sure that there is sufficient air flow possible for convection cooling. This should be verified by measuring the case temperature $T_{\rm C}$, when the converter is installed and operated in the end-use application. The maximum specified case temperature $T_{\rm C\ max}$ shall not be exceeded. See also Thermal Considerations.

Cleaning Agents

In order to avoid possible damage, any penetration of liquids (e.g., cleaning fluids) has to be prevented, since the power supplies are not hermetically sealed.

Note: All boards are coated with a protection lacquer.

Protection Degree

Condition: Female connector fitted to the converter.

- IP 40: All models, except those with options D or V with a potentiometer.
- IP 20: All models other models.

Standards and Approvals

The converters correspond to class I equipment and have been approved according to the standards IEC/EN 60950-1 and UL/CSA 60950-1.

The converters have been evaluated for:

- · Class I equipment
- · Building in
- Basic insulation between input and case and double or reinforced insulation between input and output, based on the input voltage of 250 VAC or 400 VDC
- Functional insulation between output(s) and case
- Functional insulation between the outputs
- · Pollution degree 2 environment
- Overvoltage catagory II
- Altitude up to 2000 m

The converters are subject to manufacturing surveillance in accordance with the above mentioned standards and with ISO 9001:2000.

Isolation

The electric strength test is performed in the factory as routine test in accordance with EN 50116 and IEC/EN 60950, and should not be repeated in the field. Power-One will not honor any warranty claims resulting from electric strength field tests.

² Leading pin



Table 12: Isolation

Character	ristic	Input to case and output(s)	Output(s) to case	Output to output	Unit
Electric	Factory test >1 s	2.8 1	1.4	0.3	kVDC
strength test	AC test voltage equivalent to factory test	2.0	1.0	0.2	kVAC
Insulation	resistance at 500 VDC	>300	>300	>1002	MΩ

¹ According to EN 50116 and IEC/EN 60950, subassemblies connecting input to output are pre-tested with 5.6 kVDC or 4 kVAC.

Safety of Operator-Accessible Output Circuits

If the output circuit of a DC-DC converter is operator-accessible, it shall be an SELV circuit according to the safety standard IEC/EN 60950.

The table below shows a possible configuration, compliance with which causes the output to be an SELV circuit up to a configured output voltage of 36 V (sum of the nominal voltages connected in series).




Fig. 17
Schematic safety concept.

Table 13: Safety concept leading to an SELV output circuit

Conditions	AC-DC converter	Installation	Result
Nominal Supply voltage	Grade of insulation between input and output, provided by the AC-DC converter	Measures to achieve the resulting safety statuts of the output circuit	Safety statuts of the AC-DC converter output circuit
Mains ≤250 V AC	Double or reinforced	Earthed case ¹ and installation according to the applicable standards	SELV circuit

¹ The earth connection has to be provided by the installer according to the relevant safety standards, e.g. IEC/EN 60950

Description of Options

Table 14: Survey of options

Option	Function of Option	Characteristic	
D	Input and/or output undervoltage monitoring circuitry	Safe data signal output (D1 – D8)	
V 1	Input and output undervoltage monitoring circuitry	ACFAIL signal according to VME specifications (V2, V3)	

¹ Option V is only available for models with 5.1 V main output; it excludes option D.

D Undervoltage Monitor

The input and/or output undervoltage monitoring circuit operates independently of the built-in input undervoltage lockout circuit. A logic "low" (JFET output) or "high" signal (NPN output) is generated at pin 5, as soon as one of the monitored voltages drops below the preselected threshold

level V_t . The return for this signal is Vo1– (pin 23). The D output recovers, when the monitored voltages exceeds $V_t + V_h$. The threshold level V_t is adjustable by a potentiometer, accessible through a hole in the front cover.

Option D exists in various versions D1 – D8 as shown in table 15.

Table 15: Undervoltage monitor functions

Outpu	ut type	Monit	toring	Minimum adjustment range		Minimum adjustment range Typical hysteresis V _h [% of V		sis V _h [% of V _t]
JFET	NPN	V _i	<i>V</i> _{o1}	of thresh	old level $V_{\rm t}$	for V _{t m}	_{in} – V _{t max}	
				V_{ti}	V_{to}	V_{hi}	V_{ho}	
D1	D5	no	yes	_	3.5 V – 48 V ¹	_	2.3 – 1	
D2	D6	yes	no	$V_{i \min} - V_{i \max}^{1}$	-	3.0 – 0.5	_	
D3	D7	yes	yes	$V_{i min} - V_{i max}^{1}$	0.95 - 0.98 V _{o1} ²	3.0 – 0.5	"0"	
D4	D8	no	yes	_	0.95 - 0.98 V _{o1} ²	_	"0"	

¹ Threshold level adjustable by potentiometer (not recommended for mobile applications)

² Tested at 300 VDC

 $^{^{2}}$ Fixed value between 95% and 98% of $V_{\rm o1}$ (tracking)



JFET output (D1 - D4):

Connector pin D is internally connected via the drain-source path of a JFET (self-conducting type) to the negative potential of output 1. $V_D - 0.4$ V (logic low) corresponds to a monitored voltage level (V_i and/or V_{o1}) < V_t . The current I_D through the JFET should not exceed 2.5 mA. The JFET is protected by a 0.5 W Zener diode of 8.2 V against external overvoltages.

V _i , V _{o1} status	D output, V _D
$V_{\rm i}$ or $V_{\rm o1} < V_{\rm t}$	low, L, $V_D - 0.4 \text{ V}$ at $I_D = 2.5 \text{ mA}$
$V_{\rm i}$ and $V_{\rm o1} > V_{\rm t} + V_{\rm h}$	high, H, $I_D - 25 \mu\text{A}$ at $V_D = 5.25 \text{V}$

NPN output (D5 - D8):

Connector pin D is internally connected via the collectoremitter path of a NPN transistor to the negative potential of output 1. $V_D - 0.4$ V (logic low) corresponds to a monitored voltage level (V_i and/or V_{o1}) > V_t + V_h . The current I_D through

V _i , V _{o1} status	D output, V _D
$V_{\rm i}$ or $V_{\rm o1} < V_{\rm t}$	high, H, $I_D - 25 \mu A$ at $V_D = 40 \text{ V}$
$V_{\rm i}$ and $V_{\rm o1} > V_{\rm t} + V_{\rm h}$	low, L, $V_D - 0.4 \text{ V}$ at $I_D = 20 \text{ mA}$



If V_i is monitored, the internal input voltage after the input filter and rectifier is measured. Consequently, this voltage differs from the voltage at the connector pins by the voltage drop $\Delta V_{\rm ti}$ across input filter and rectifier. The threshold level of the D1 and D8 options is adjusted in the factory at nominal output current $I_{\rm 0\ nom}$ and $T_{\rm A}$ = 25 °C.




Fig. 20 Definition of $V_{ti}, \Delta V_{ti},$ and V_{hi} (JFET output)




Fig. 18 Options D1 – D4, JFET output





Fig. 19 Options D5 – D8, NPN output





V ACFAIL Signal (VME)

Available for converters with $V_{\rm o1}$ = 5.1 V. This option defines an undervoltage monitoring circuit for the input or the input and main output voltage equivalent to option D and generates the ACFAIL signal (V signal), which conforms to the VME standard. The low state level of the ACFAIL signal is specified at a sink current of $I_{\rm V}$ = 48 mA to $V_{\rm V}$ – 0.6 V (open-collector

output). The pull-up resistor feeding the open-collector output should be placed on the VME backplane.

After the ACFAIL signal has gone low, the VME standard requires a hold-up time $t_{\rm h}$ of at least 4 ms before the 5.1 V output drops to 4.875 V, when the 5.1 V output is fully loaded. This hold-up time $t_{\rm h}$ is provided by the internal input



capacitance. Consequently, the working input voltage and the threshold level $V_{\rm ti}$ should be adequately above the minimum input voltage $V_{\rm imin}$ of the converter, so that enough energy is remaining in the input capacitance.

Formula for threshold level for desired value of t_h :

$$V_{ti} = \sqrt{\frac{2 \cdot P_{o} \cdot (t_{h} + 0.3 \text{ ms}) \cdot 100}{C_{i \min} \cdot \eta} + V_{i \min}^{2}}$$

where as:

 $C_{i \, min} = minimum internal input capacitance [mF],$

according to the table below

 $C_{i \text{ ext}}$ = external input capacitance [mF]

 P_{o} = output power [W] η = efficiency [%] t_{h} = hold-up time [ms]

 $V_{i \min}$ = minimum input voltage [V]

 V_{ti} = threshold level [V]

Note: The threshold level V_{ti} of option V2 and V3 is adjusted in the factory to a value according to table 17.

Table 16: Available internal input capacitance and factory potentiometer setting of V_{t i} with resulting hold-up time

Туре	LH	Unit
C _{i min}	0.14	mF
V _{t i}	85	VDC
t_{h}	5	ms

Option V operates independently of the built-in input undervoltage lockout circuit. A logic "low" signal is generated at pin 5 as soon as one of the monitored voltages drops below the preselected threshold level V_t . The return for this signal is Vo1– (pin 23). The V output recovers, when the monitored voltage exceeds $V_t + V_h$. The threshold level V_t is either adjustable by a potentiometer, accessible through a hole in the front cover, or adjusted in the factory to a determined customer-specific value.

Versions V2 and V3 are available as shown below.

Table 17: Undervoltage monitor functions

V output (VME compatible)	Monitoring		Minimum adjustment range of threshold level V _t		Typical hysteresis V _h [% of V _t] for V _{t min} – V _{t max}	
	V _i	V _{o1}	V _{ti}	$V_{ m to}$	V _{hi}	V_{ho}
V2	yes	no	V _{i min} – V _{i max} ¹	-	3.0 – 0.5	-
V3	yes	yes	V _{i min} – V _{i max} ¹	0.95 - 0.98 V _{o1} ²	3.0 – 0.5	"0"

¹ Threshold level adjustable by potentiometer (not recommended for mobile applications).

V output (V2, V3):

Connector pin V is internally connected to the open collector of a NPN transistor. The emitter is connected to the negative potential of output 1. $V_V = 0.6$ V (logic low) corresponds to a monitored voltage level (V_i and/or V_{01}) < U_t . The current I_V through the open collector should not exceed 50 mA. The NPN output is not protected against external overvoltages. V_V should not exceed 60 V.

V _i , V _{o1} status	V output, V _V		
$V_{\rm i}$ or $V_{\rm o1} < V_{\rm t}$	low, L, V_V - 0.6 V at I_V = 50 mA		
$V_{\rm i}$ and $V_{\rm o1} > V_{\rm t} + V_{\rm h}$	high, H, I_V - 25 μ A at V_V = 5.1 V		




Fig. 22
Output configuration of options V2 and V3

Threshold tolerances and hysteresis:

 $V_{\rm i}$ is monitored after the input filter and rectifier. Consequently, this voltage differs from the voltage at the connector pins by the voltage drop $\Delta V_{\rm t\,i}$ across input filter and rectifier. The threshold level of option V0 is factory-adjusted at $I_{\rm o\,nom}$ and $T_{\rm A}$ = 25 °C.





Fig. 23
Definition of V_{ti} , ΔV_{ti} and V_{hi}

 $^{^{2}}$ Fixed value between 95% and 98% of V_{01} (tracking), output undervoltage monitoring is not a requirement of VME standard.





- 1 VME request: minimum 4 ms 2 $t_{\rm low\;min}$ = 40 200 ms, typically 80 ms 3 V_V level not defined at V_{o1} < 2.0 V
- ⁴ The V signal drops simultaneously with the output voltage, if the pull-up resistor R_P is connected to Vo1+. The V signal remains high, if R_P is connected to an external source.

 V_{i} $V_{\rm hi}$

 V_{ti}

0

Output voltage failure



Accessories

A great variety of electrical and mechanical accessories are available including:

- Various mating H11 connectors STV-H11-xxx including screw, solder, fast-on, or press-fit terminals
- Connector retention clips RETENTIONCLIP(2X)
- Code key system for connector coding CODIERKEIL(5X)
- Various front panels for 19" rack mounting, width 8 TE, heigth 3U and 6U, Schroff or Intermas system.
- Flexible H11 PCB for mounting the converter onto a PCB
- Universal mounting bracket UMB-LHMQ [HZZ00610] for chassis mounting or DIN-rail mounting in upright position.
- DIN-rail mounting brackets DMB-MHQ (horizontal position)
- Mounting plate M (black finish) MOUNTINGPLATEM for mounting the converter to a chassis or a wall, where only frontal access is given
- Battery sensor [S-KSMH...] for using the converter as battery charger. Different cell characteristics can be

For additional accessory product information, see the accessory data sheets listed with each product series or individual model listing at www.power-one.com.



H11 female connector with screw terminals and code key system




Connector retention clip






Universal mounting bracket UMB-LHMQ for DIN-rail mounting.



Battery temperature sensor



Flexible H11 PCB





Different front panels



Mounting plate M (for wall-mounting), connector with fast-on terminals (STV-H11-F/CO), secured with connector retention clips



EC Declaration of Conformity

We

Power-One AG Ackerstrasse 56, CH-8610 Uster

declare under our sole responsibility that all M and H Series AC-DC and DC-DC converters carrying the CE-mark are in conformity with the provisions of the Low Voltage Directive (LVD) 73/23/EEC of the European Communities.

Conformity with the directive is presumed by conformity with the following harmonized standards:

- EN 61204:1995 (= IEC 61204:1993, modified)
 Low-voltage power supply devices, DC output Performance characteristics and safety requirements
- IEC 60950-1:2005 (1st Edition) and/or EN60950-1:2003
 Safety of information technology equipment.

The installation instructions given in the corresponding data sheet describe correct installation leading to the presumption of conformity of the end product with the LVD. All M and H Series AC-DC and DC-DC converters are components, intended exclusively for inclusion within other equipment by an industrial assembly operation or by professional installers. They must not be operated as stand alone products.

Hence conformity with the Electromagnetic Compatibility Directive 89/336/EEC (EMC Directive) needs not to be declared. Nevertheless, guidance is provided in most product application notes on how conformity of the end product with the indicated EMC standards under the responsibility of the installer can be achieved, from which conformity with the EMC directive can be presumed.

Uster, 24 August 2006

Power-One AG

Rolf Baldauf Vice President, Engineering Johann Milavec Director Projects and IP

J. Milara