
Features

- Six High-side and Six Low-side Drivers
- Outputs Freely Configurable as Switch, Half Bridge or H-bridge
- Capable to Switch All Kinds of Loads Such as DC Motors, Bulbs, Resistors, Capacitors and Inductors
- 0.6 A Continuous Current Per Switch
- Low-side: $R_{DSon} < 1.5 \Omega$ Versus Total Temperature Range
- High-side: $R_{DSon} < 2.0 \Omega$ Versus Total Temperature Range
- Very Low Quiescent Current $I_S < 20 \mu A$ in Standby Mode
- Outputs Short-circuit Protected
- Overtemperature Prewarning and Protection
- Under- and Overvoltage Protection
- Various Diagnosis Functions Such as Shorted Output, Open Load, Overtemperature and Power Supply Fail
- Serial Data Interface
- Daisy Chaining Possible
- SO28 Power Package

Description

The U6815BM is a fully protected driver interface designed in 0.8- μm BCDMOS technology. It is used to control up to 12 different loads by a microcontroller in automotive and industrial applications.

Each of the 6 high-side and 6 low-side drivers is capable to drive currents up to 600 mA. The drivers are freely configurable and can be controlled separately from a standard serial data interface. Therefore, all kinds of loads such as bulbs, resistors, capacitors and inductors can be combined. The IC design especially supports the applications of H-bridges to drive DC motors.

Protection is guaranteed in terms of short-circuit conditions, overtemperature, under- and overvoltage. Various diagnostic functions and a very low quiescent current in standby mode enable a wide range of applications. Automotive qualification referring to conducted interferences, EMC protection and 2-kV ESD protection gives added value and enhanced quality for the strict automotive requirements.




Dual Hex DMOS Output Driver with Serial Input Control

U6815BM

Rev. 4545B-BCD-12/02




Figure 1. Block Diagram



Pin Configuration

Figure 2. Pinning SO28



Pin Description


Pin	Symbol	Function
1	LS5	Low-side driver output 5, power-MOS open drain with internal reverse diode, overvoltage protection by active zenering, short-circuit protection, diagnosis for short and open load
2	HS5	High-side driver output 5, power-MOS open drain with internal reverse diode, overvoltage protection by active zenering, short-circuit protection, diagnosis for short and open load
3	HS4	High-side driver output 4 (see Pin 2)
4	LS4	Low-side driver output 4 (see Pin 1)
5	VS	Power supply output stages HS4, HS5, HS6, internal supply; external connection to Pin 10 necessary
6, 7, 8, 9	GND	Ground, reference potential, internal connection to Pin 20 - 23, cooling tab
10	VS	Power supply output stages HS1, HS2 and HS3
11	LS3	Low-side driver output 3 (see Pin 1)
12	HS3	High-side driver output 3 (see Pin 2)
13	HS2	High-side driver output 2 (see Pin 2)
14	LS2	Low-side driver output 2 (see Pin 1)
15	HS1	High-side driver output 1 (see Pin 2)
16	LS1	Low-side driver output 1 (see Pin 1)
17	INH	Inhibit input, 5-V logic input with internal pull down, low = standby, high = normal operating
18	DO	Serial data output, 5-V CMOS logic level tristate output for output (status) register data, sends 16-bit status information to the microcontroller (LSB is transferred first). Output will remain tristated unless device is selected by CS = low, therefore, several ICs can operate on one data output line only.
19	VCC	Logic supply voltage (5 V)
20, 21, 22, 23	GND	Ground (see Pins 6 - 9)
24	CS	Chip select input, 5-V CMOS logic level input with internal pull up, low = serial communication is enabled, high = disabled
25	CLK	Serial clock input, 5-V CMOS logic level input with internal pull down, controls serial data input interface and internal shift register ($f_{max} = 2$ MHz)
26	DI	Serial data input, 5-V CMOS logic level input with internal pull down, receives serial data from the control device, DI expects a 16-bit control word with LSB being transferred first
27	LS6	Low-side driver output 6 (see Pin 1)
28	HS6	High-side driver output 6 (see Pin 2)

Functional Description

Serial Interface

Data transfer starts with the falling edge of the CS signal. Data must appear at DI synchronized to CLK and are accepted on the falling edge of the CLK signal. LSB (bit 0, SRR) has to be transferred first. Execution of new input data is enabled on the rising edge of the CS signal. When CS is high, Pin DO is in tristate condition. This output is enabled on the falling edge of CS. Output data will change their state with the rising edge of CLK and stay stable until the next rising edge of CLK appears. LSB (bit 0, TP) is transferred first.

Figure 3. Data Transfer



Input Data Protocol

Bit	Input Register	Function
0	SRR	Status register reset (high = reset; the bits PSF, SCD and overtemperature shutdown in the output data register are set to low)
1	LS1	Controls output LS1 (high = switch output LS1 on)
2	HS1	Controls output HS1 (high = switch output HS1 on)
3	LS2	See LS1
4	HS2	See HS1
5	LS3	See LS1
6	HS3	See HS1
7	LS4	See LS1
8	HS4	See HS1
9	LS5	See LS1
10	HS5	See HS1
11	LS6	See LS1
12	HS6	See HS1
13	OLD	Open load detection (low = on)
14	SCT	Programmable time delay for short circuit and overvoltage shutdown (short circuit shutdown delay high/low = 100 ms/12.5 ms, overvoltage shutdown delay high/low = 15 ms/3.5 ms)
15	SI	Software inhibit; low = standby, high = normal operation (data transfer is not affected by standby function because the digital part is still powered)

After power-on reset, the input register has the following status:

Bit 15 (SI)	Bit 14 (SCT)	Bit 13 (OLD)	Bit 12 (HS6)	Bit 11 (LS6)	Bit 10 (HS5)	Bit 9 (LS5)	Bit 8 (HS4)	Bit 7 (LS4)	Bit 6 (HS3)	Bit 5 (LS3)	Bit 4 (HS2)	Bit 3 (LS2)	Bit 2 (HS1)	Bit 1 (LS1)	Bit 0 (SRR)
H	H	H	L	L	L	L	L	L	L	L	L	L	L	L	L

Output Data Protocol

Bit	Output (Status) Register	Function
0	TP	Temperature prewarning: high = warning (overtemperature shut down) ⁽¹⁾
1	Status LS1	Normal operation: high = output is on, low = output is off Open-load detection: high = open load, low = no open load (correct load condition is detected if the corresponding output is switched off)
2	Status HS1	Normal operation: high = output is on, low = output is off Open-load detection: high = open load, low = no open load (correct load condition is detected if the corresponding output is switched off)
3	Status LS2	Description see LS1
4	Status HS2	Description see HS1
5	Status LS3	Description see LS1
6	Status HS3	Description see HS1
7	Status LS4	Description see LS1
8	Status HS4	Description see HS1
9	Status LS5	Description see LS1
10	Status HS5	Description see HS1
11	Status LS6	Description see LS1
12	Status HS6	Description see HS1
13	SCD	Short circuit detected: set high, when at least one output is switched off by a short circuit condition
14	INH	Inhibit: this bit is controlled by software (bit SI in input register) and hardware inhibit (Pin 17). High = standby, low = normal operation
15	PSF	Power supply fail: over- or undervoltage at Pin VS detected

Note: 1. Bit 0 to 15 = high: overtemperature shutdown

Power Supply Fail

In case of over-/undervoltage at Pin VS, an internal timer is started. When the overvoltage delay time (t_{dOV}) programmed by the SCT Bit, or the undervoltage delay time (t_{dUV}) is reached, the power supply fail bit (PSF) in the output register is set and all outputs are disabled. When normal voltage is present again, the outputs are enabled immediately. The PSF bit remains high until it is reset by the SRR bit in the input register.

Open-load Detection

If the open-load detection bit (OLD) is set to low, a pull-up current for each high-side switch and a pull-down current for each low-side switch is turned on (open-load detection current I_{HS1-6} , I_{LS1-6}). If $V_{VS}-V_{HS1-6}$ or V_{LS1-6} is lower than the open-load detection threshold (open-load condition) the corresponding bit of the output in the output register is set to high. Switching on an output stage with OLD bit set to low disables the open-load function for this output.

Overtemperature Protection

If the junction temperature exceeds the thermal prewarning threshold, $T_{jPW\ set}$, the temperature prewarning bit (TP) in the output register is set. When temperature falls below the thermal prewarning threshold $T_{jPW\ reset}$, the bit TP is reset. The TP bit can be read without transferring a complete 16-bit data word: with CS = high to low, the state of TP appears at Pin DO. After the microcontroller has read this information, CS is set high and the data transfer is interrupted without affecting the state of input and output registers.

If the junction temperature exceeds the thermal shutdown threshold $T_{j\ switch\ off}$, the outputs are disabled and all bits in the output register are set high. The outputs can be enabled again when the temperature falls below the thermal shutdown threshold, $T_{j\ switch\ on}$, and when a high has been written to the SRR bit in the input register. Thermal prewarning and shutdown threshold have hysteresis.

Short-circuit Protection

The output currents are limited by a current regulator. Current limitation takes place when the over-current limitation and shutdown threshold (I_{HS1-6} , I_{LS1-6}) are reached. Simultaneously, an internal timer is started. The shorted output is disabled when during a permanent short the delay time (t_{dSd}) programmed by the Short-Circuit Timer (SCT) bit is reached. Additionally, the Short-Circuit Detection (SCD) bit is set. If the temperature prewarning bit TP in the output register is set during a short, the shorted output is disabled immediately and SCD bit is set. By writing a high to the SRR bit in the input register, the SCD bit is reset and the disabled outputs are enabled.

Inhibit

There are two ways to inhibit the U6815BM:

1. Set bit SI in the input register to zero
2. Switch Pin 17 (INH) to 0 V

In both cases, all output stages are turned off but the serial interface stays active. The output stages can be activated again by bit SI = 1 or by Pin 17 (INH) switched back to 5 V.

Absolute Maximum Ratings

All values refer to GND pins

Parameters	Pins	Symbol	Value	Unit
Supply voltage	5, 10	V_{VS}	- 0.3 to +40	V
Supply voltage, $t < 0.5$ s; $I_S > -2$ A	5, 10	V_{VS}	- 1	V
Supply voltage difference	$ V_{S_Pin5} - V_{S_Pin10} $	ΔV_{VS}	150	mV
Supply current	5, 10	I_{VS}	1.4	A
Supply current, $t < 200$ ms	5, 10	I_{VS}	2.6	A
Logic supply voltage	19	V_{VCC}	-0.3 to +7	V
Input voltage	17	V_{INH}	-0.3 to +17	V
Logic input voltage	24 to 26	V_{DI}, V_{CLK}, V_{CS}	-0.3 to $V_{VCC} + 0.3$	V
Logic output voltage	18	V_{DO}	-0.3 to $V_{VCC} + 0.3$	V
Input current	17, 24 to 26	$I_{INH}, I_{DI}, I_{CLK}, I_{CS}$	-10 to +10	mA
Output current	18	I_{DO}	-10 to +10	mA
Output current	1 to 4, 11 to 16	$I_{LS1} \text{ to } I_{LS6}$	Internally limited (see output specification)	mA
	27, 28	$I_{HS1} \text{ to } I_{HS6}$		mA
Reverse conducting current ($t_{\text{pulse}} = 150 \mu\text{s}$)	2, 3, 12, 13, 15, 28 towards 5, 10	$I_{HS1} \text{ to } I_{HS6}$	17	A
Junction temperature range		T_j	-40 to +150	°C
Storage temperature range		T_{stg}	-55 to +150	°C

Thermal Resistance

All values refer to GND pins

Parameters	Symbol	Value	Unit
Junction - pin, measured to GND, Pins 6 to 9 and 20 to 23	R_{thJP}	25	K/W
Junction ambient	R_{thJA}	65	K/W

Operating Range

All values refer to GND pins

Parameters	Pins	Symbol	Min.	Typ.	Max.	Unit
Supply voltage	5, 10	V_{VS}	$V_{UV}^{(1)}$		40 ⁽²⁾	V
Logic supply voltage	19	V_{VCC}	4.5	5	5.5	V
Logic input voltage	17, 24 to 26	$V_{INH}, V_{DI}, V_{CLK}, V_{CS}$	-0.3		V_{VCC}	V
Serial interface clock frequency	25	f_{CLK}			2	MHz
Junction temperature		T_j	-40		+150	°C

- Notes: 1. Threshold for undervoltage detection
 2. Output disabled for $V_{VS} > V_{OV}$ (threshold for overvoltage detection)

Noise and Surge Immunity

Parameters	Test Conditions	Value
Conducted interferences	ISO 7637-1	level 4 ⁽¹⁾
Interference suppression	VDE 0879 Part 2	level 5
ESD (human body model)	MIL-STD-883D Method 3015.7	2 kV
ESD (machine model)	EOS/ESD - S 5.2	150 V

Note: 1. Test pulse 5: $V_{Smax} = 40\text{ V}$

Electrical Characteristics

$7.5\text{ V} < V_{VS} < 40\text{ V}$; $4.5\text{ V} < V_{VCC} < 5.5\text{ V}$; INH = High; $-40^{\circ}\text{C} < T_j < 150^{\circ}\text{C}$; unless otherwise specified, all values refer to GND pins.

Parameters	Test Conditions/Pins	Symbol	Min.	Typ.	Max.	Unit
Current Consumption						
Quiescent current (V_S)	$V_{VS} < 16\text{ V}$, INH or bit SI = low Pins 5, 10	I_{VS}			40	μA
Quiescent current (V_{CC})	$4.5\text{ V} < V_{VCC} < 5.5\text{ V}$, INH or bit SI = low, Pin 19	I_{VCC}			20	μA
Supply current (V_S) normal operating	$V_{VS} < 16\text{ V}$, Pins 5, 10 all output stages off	I_{VS}		0.8	1.2	mA
	all output stages on, no load	I_{VS}			10	mA
Supply current (V_{CC})	$4.5\text{ V} < V_{VCC} < 5.5\text{ V}$, normal operating, Pin 19	I_{VCC}			150	μA
Internal Oscillator Frequency						
Frequency (time-base for delay timers)		f_{OSC}	19		45	kHz
Over- and Undervoltage Detection, Power-on Reset						
Power-on reset threshold	Pin 19	V_{VCC}	3.4	3.9	4.4	V
Power-on reset delay time	After switching on V_{VCC}	t_{dPor}	30	95	160	μs
Undervoltage detection threshold	Pins 5, 10	V_{UV}	5.5		7.0	V
Undervoltage detection hysteresis	Pins 5, 10	ΔV_{UV}		0.4		V
Undervoltage detection delay		t_{dUV}	7		21	ms
Overvoltage detection threshold	Pins 5, 10	V_{OV}	18		22.5	V
Overvoltage detection hysteresis	Pins 5, 10	ΔV_{OV}		1		V
Overvoltage detection delay	Input register, Bit 14 (SCT) = high	t_{dOV}	7		21	ms
Overvoltage detection delay	Input register, Bit 14 (SCT) = low	t_{dOV}	1.75		5.25	ms
Thermal Prewarning and Shutdown						
Thermal prewarning, set		T_{jPWset}	125	145	165	$^{\circ}\text{C}$
Thermal prewarning, reset		$T_{jPWreset}$	105	125	145	$^{\circ}\text{C}$
Thermal prewarning hysteresis		ΔT_{jPW}		20		K
Thermal shutdown, off		$T_{j\text{ switch off}}$	150	170	190	$^{\circ}\text{C}$
Thermal shutdown, on		$T_{j\text{ switch on}}$	130	150	170	$^{\circ}\text{C}$
Thermal shutdown hysteresis		$\Delta T_{j\text{ switch off}}$		20		K

Notes: 1. Only valid for version U6815BM-N.

2. Delay time between rising edge of CS after data transmission and switch-on output stages to 90% of final level.

Electrical Characteristics (Continued)

7.5 V < V_{VS} < 40 V; 4.5 V < V_{VCC} < 5.5 V; INH = High; -40°C < T_j < 150°C; unless otherwise specified, all values refer to GND pins.

Parameters	Test Conditions/Pins	Symbol	Min.	Typ.	Max.	Unit
Ratio thermal shutdown, off/thermal prewarning, set		$\frac{T_{j\text{ switch off}}}{T_{j\text{PW set}}}$	1.05	1.17		
Ratio thermal shutdown, on/thermal prewarning, reset		$\frac{T_{j\text{ switch on}}}{T_{j\text{PW reset}}}$	1.05	1.2		
Output Specification (LS1 - LS6, HS1 - HS6), 7.5 V < V_{VS} < V_{OV}						
On resistance, low	I _{Out} = 600 mA, Pins 1, 4, 11, 14, 16 and 27	R _{DS On L}			1.5	Ω
On resistance, high	I _{Out} = -600 mA, Pins 2, 3, 12, 13, 15 and 28	R _{DS On H}			2.0	Ω
Output clamping voltage	I _{LS1-6} = 50 mA, Pins 1, 4, 11, 14, 16, 27	V _{LS1-6}	40		60	V
Output leakage current	V _{LS1-6} = 40 V, all output stages off, Pins 1, 4, 11, 14, 16 and 27	I _{LS1-6}			10	μA
	V _{HS1-6} = 0 V, all output stages off, Pins 2, 3, 12, 13, 15 and 28	I _{HS1-6}	-10			μA
Inductive shutdown energy ⁽¹⁾	Pins 1-4, 11-16, 27 and 28	W _{outx}			15	mJ
Output voltage edge steepness	Pins 1-4, 11-16, 27 and 28	$\frac{dV_{LS1-6}/dt}{dV_{HS1-6}/dt}$	50	200	400	mV/μs
Overcurrent limitation and shutdown threshold	Pins 1, 4, 11, 14, 16 and 27	I _{LS1-6}	650	950	1250	mA
	Pins 2, 3, 12, 13, 15 and 28	I _{HS1-6}	-1250	-950	-650	mA
Overcurrent shutdown delay time	Input register, Bit 14 (SCT) = high	t _{dSd}	70	100	140	ms
	Input register, Bit 14 (SCT) = low	t _{dSd}	8.75		17.5	ms
Open load detection current	Input register, Bit 13 (OLD) = low, output off, Pins 1, 4, 11, 14, 16, 27	I _{LS1-6}	60		200	μA
	Input register, Bit 13 (OLD) = low, output off, Pins 2, 3, 12, 13, 15, 28	I _{HS1-6}	-150		-30	μA
Open load detection current ratio		$\frac{I_{LS1-6}}{I_{HS1-6}}$	1.2			
Open load detection threshold	Input register, Bit 13 (OLD) = low, output off, Pins 1, 4, 11, 14, 16, 27	V _{LS1-6}	0.6		4	V
	Input register, Bit 13 (OLD) = low, output off, Pins 2, 3, 12, 13, 15, 28	$\frac{V_{VS-}}{V_{HS1-6}}$	0.6		4	V
Output switch on delay ⁽²⁾	R _{Load} = 1 kΩ	t _{don}			0.5	ms
	R _{Load} = 1 kΩ	t _{doff}			1	ms
Inhibit Input						
Input voltage low level threshold	Pin 17	V _{IL}	0.3 × V _{VCC}			V
Input voltage high level threshold	Pin 17	V _{IH}			0.7 × V _{VCC}	V
Hysteresis of input voltage	Pin 17	ΔV _I	100		700	mV
Pull-down current	V _{INH} = V _{VCC} , Pin 17	I _{PD}	10		80	μA
Serial Interface - Logic Inputs (DI, CLK, CS)						

Notes: 1. Only valid for version U6815BM-N.

2. Delay time between rising edge of CS after data transmission and switch-on output stages to 90% of final level.

Electrical Characteristics (Continued)

7.5 V < V_{VS} < 40 V; 4.5 V < V_{VCC} < 5.5 V; INH = High; -40°C < T_j < 150°C; unless otherwise specified, all values refer to GND pins.

Parameters	Test Conditions/Pins	Symbol	Min.	Typ.	Max.	Unit
Input voltage low level threshold	Pins 24–26	V _{IL}	0.3 × V _{VCC}			V
Input voltage high level threshold	Pins 24–26	V _{IH}			0.7 × V _{VCC}	V
Hysteresis of input voltage	Pins 24–26	ΔV _I	50		500	mV
Pull-down current, Pins DI and CLK	V _{DI} , V _{CLK} = V _{VCC} , Pins 25, 26	I _{PDSI}	2		50	μA
Pull-up current Pin CS	V _{CS} = 0 V, Pin 24	I _{PUSI}	-50		-2	μA
Serial Interface - Logic Output (DO)						
Output voltage low level	I _{OL} = 3 mA, Pin 18	V _{DOl}			0.5	V
Output voltage high level	I _{OL} = -2 mA, Pin 18	V _{DOH}	V _{VCC} -1 V			V
Leakage current (tristate)	V _{CS} = V _{VCC} , 0 V < V _{DO} < V _{VCC} , Pin 18	I _{DO}	-10		10	mA

Notes: 1. Only valid for version U6815BM-N.


2. Delay time between rising edge of CS after data transmission and switch-on output stages to 90% of final level.

Serial Interface – Timing

Parameters	Test Conditions	Timing Chart No. ⁽¹⁾	Symbol	Min.	Typ.	Max.	Unit
DO enable after CS falling edge	C _{DO} = 100 pF	1	t _{ENDO}			200	ns
DO disable after CS rising edge	C _{DO} = 100 pF	2	t _{DISDO}			200	ns
DO fall time	C _{DO} = 100 pF	-	t _{DOF}			100	ns
DO rise time	C _{DO} = 100 pF	-	t _{DOR}			100	ns
DO valid time	C _{DO} = 100 pF	10	t _{DOVal}			200	ns
CS setup time		4	t _{CSsethl}	225			ns
CS setup time	V _{DO} < 0.2 × V _{VCC}	8	t _{CSseth}	225			ns
CS high time	Input register, Bit 14 (SCT) = high	9	t _{CSH}	140			ns
	Input register, Bit 14 (SCT) = low	9	t _{CSH}	17.5			ns
CLK high time		5	t _{CLKh}	225			ns
CLK low time		6	t _{CLKl}	225			ns
CLK period time		-	t _{CLKp}	500			ns
CLK setup time		7	t _{CLKsethl}	225			ns
CLK setup time		3	t _{CLKseth}	225			ns
DI setup time		11	t _{Dlset}	40			ns
DI hold time		12	t _{DIHold}	40			ns

Note: 1. see Figure 4

Figure 4. Serial Interface Timing Diagram with Chart Numbers




Inputs DI, CLK, CS: High level = $0.7 \times V_{CC}$, Low level = $0.3 \times V_{CC}$

Output DO: High level = $0.8 \times V_{CC}$, Low level = $0.2 \times V_{CC}$

For chart numbers, see Table Serial Interface - Timing, page 10.

Figure 5. Application Circuit



Application Notes

It is strongly recommended to connect the blocking capacitors at V_{CC} and V_S as close as possible to the power supply and GND pins.

Recommended value for capacitors at V_S :

Electrolytic capacitor $C > 22 \mu\text{F}$ in parallel with a ceramic capacitor $C = 100 \text{ nF}$. Value for electrolytic capacitor depends on external loads, conducted interferences and reverse conducting current I_{HSx} (see table Absolute Maximum Ratings).

Recommended value for capacitors at V_{CC} :

Electrolytic capacitor $C > 10 \mu\text{F}$ in parallel with a ceramic capacitor $C = 100 \text{ nF}$. To reduce thermal resistance, it is recommended to place cooling areas on the PCB as close as possible to the GND pins.



Ordering Information

Extended Type Number	Package	Remarks
U6815BM-NFL	SO28	Tubed
U6815BM-NFLG3	SO28	Taped and reeled

Package Information

Package SO28

Dimensions in mm



technical drawings
according to DIN
specifications



Atmel Headquarters

Corporate Headquarters

2325 Orchard Parkway
San Jose, CA 95131
TEL 1(408) 441-0311
FAX 1(408) 487-2600

Europe

Atmel Sarl
Route des Arsenaux 41
Case Postale 80
CH-1705 Fribourg
Switzerland
TEL (41) 26-426-5555
FAX (41) 26-426-5500

Asia

Room 1219
Chinachem Golden Plaza
77 Mody Road Tsimhatsui
East Kowloon
Hong Kong
TEL (852) 2721-9778
FAX (852) 2722-1369

Japan

9F, Tonetsu Shinkawa Bldg.
1-24-8 Shinkawa
Chuo-ku, Tokyo 104-0033
Japan
TEL (81) 3-3523-3551
FAX (81) 3-3523-7581

Atmel Operations

Memory

2325 Orchard Parkway
San Jose, CA 95131
TEL 1(408) 441-0311
FAX 1(408) 436-4314

Microcontrollers

2325 Orchard Parkway
San Jose, CA 95131
TEL 1(408) 441-0311
FAX 1(408) 436-4314

La Chantrerie
BP 70602
44306 Nantes Cedex 3, France
TEL (33) 2-40-18-18-18
FAX (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards

Zone Industrielle
13106 Rousset Cedex, France
TEL (33) 4-42-53-60-00
FAX (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd.
Colorado Springs, CO 80906
TEL 1(719) 576-3300
FAX 1(719) 540-1759

Scottish Enterprise Technology Park
Maxwell Building
East Kilbride G75 0QR, Scotland
TEL (44) 1355-803-000
FAX (44) 1355-242-743

RF/Automotive

Theresienstrasse 2
Postfach 3535
74025 Heilbronn, Germany
TEL (49) 71-31-67-0
FAX (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd.
Colorado Springs, CO 80906
TEL 1(719) 576-3300
FAX 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom

Avenue de Rochepleine
BP 123
38521 Saint-Egreve Cedex, France
TEL (33) 4-76-58-30-00
FAX (33) 4-76-58-34-80

e-mail

literature@atmel.com

Web Site

<http://www.atmel.com>

© Atmel Corporation 2002.

Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

Atmel® is the registered trademark of Atmel.

Other terms and product names may be the trademarks of others.



Printed on recycled paper.