A1698

Two-Wire, True Zero-Speed, High Accuracy Sensor IC with Speed and Direction Output

FEATURES AND BENEFITS IDESCRIPTION

- Integrated capacitor for EMC suppression in a single overmolded miniature package
- Wide leads facilitate ease of assembly
- True zero-speed operation
- Pulse-width output protocol
- Automatic Gain Control (AGC) for air gap independent switch points
- Automatic Offset Adjustment (AOA) for signal processing optimization, providing large operating air gap range
- Single chip sensing IC for high reliability
- Fully synchronous digital logic with Scan and IDDQ testing

Package: 2-pin SIP (suffix UB)

Not to scale

The A1698 is a Hall-effect-based integrated circuit (IC) that provides a user-friendly solution for two-wire speed sensing of ring magnets or ferrous targets (when back-biased by the user) down to zero-speed in applications where speed and direction is required. The A1698 is offered in the UB package, which integrates the IC and a high temperature ceramic capacitor in a single overmolded SIP package. The integrated capacitor provides enhanced EMC performance.

The integrated circuit incorporates Hall-effect circuits and signal processing that switches in response to differential magnetic signals created by magnetic encoders, or, when properly backbiased with a magnet, from ferromagnetic targets. The circuitry contains a sophisticated digital circuit that reduces magnet and system offsets, calibrates the gain for air gap independent switch points, and provides true zero-speed operation.

The regulated current output is configured for two-wire interface circuitry and is ideally suited for obtaining speed and direction information in wheel speed applications. The 2-pin SIP package is lead (Pb) free, with tin leadframe plating.

Functional Block Diagram

SELECTION GUIDE

SPECIFICATIONS

ABSOLUTE MAXIMUM RATINGS

Terminal List Table

UB Package, 2-Pin SIP Pinout Diagram

INTERNAL DISCRETE CAPACITOR RATINGS

OPERATING CHARACTERISTICS: Valid throughout full operating and temperature ranges, unless otherwise specified

¹ Typical values are at T_A = 25°C and V_{CC} = 12 V. Performance may vary for individual units, within the specified maximum and minimum limits.
² Maximum voltage must be adjusted for power dissipation and junction t

3 Negative current is defined as conventional current coming out of (sourced from) the specified device terminal.

² Negative current is defined as conventional current coming out of (sourced from) the opposited donce to community.
4 Load circuit is R_L = 100 Ω and C_L = 10 pF. Pulse duration measured at threshold of ($(I_{\text{CC}(H$

Figure 1: Typical Application Circuit

Figure 3: Definition of T_{TARGET}

THERMAL CHARACTERISTICS

*Additional thermal information is available on the Allegro website.

Power Derating Curve

CHARACTERISTIC PLOTS

Supply Current versus Ambient Temperature

Supply Current versus Ambient Temperature

Output Pulse Widths versus Ambient Temperature

Output Pulse Widths versus Ambient Temperature

FUNCTIONAL DESCRIPTION

The sensor IC contains a single-chip Hall-effect circuit that supports a trio of Hall elements. These elements are used in differential pairs to provide electrical signals containing information regarding edge position and direction of target rotation. The A1698 is intended for use with ring magnet targets, or, when back-biased with an appropriate magnet, with ferromagnetic targets (gears). The IC detects the peaks of the magnetic signals and sets dynamic thresholds based on these detected signals.

Data Protocol Description

When a target passes in front of the device (opposite the branded face of the package case), the A1698 generates an output pulse for each magnetic pole, or each tooth and valley, of the target. Speed information is provided by the output pulse rate, while direction of target rotation is provided by the duration of the output pulses. The sensor IC can sense target movement in both the forward and reverse directions. The translation of magnetic input to the output is shown in Figure 6.

FORWARD ROTATION

For the –F variant, when the target is rotating such that a target feature passes from pin 1 to pin 2, this is referred to as forward rotation. This direction of rotation is indicated on the output by a t_{W(FWD)} pulse width. For the $-R$ variant, forward direction is indicated for target rotation from pin 2 to 1 (see Figure 4).

REVERSE ROTATION

For the –F variant, when the target is rotating such that a target feature passes from pin 2 to pin 1, this is referred to as reverse rotation. This direction of rotation is indicated on the output by a t_{W(REV)} pulse width. For the $-R$ variant, reverse direction is indicated for target rotation from pin 1 to 2.

Output edges are triggered by V_{PROC} transitions through the switch points. On a crossing, the output is first set to $I_{CC(LOW)}$ for a duration of t_{w(PRE)}, after which the output pulse of $I_{CC(HIGH)}$ is present for $t_{w(FWD)}$ or $t_{w(REV)}$.

The IC is always capable of properly detecting input signals up to the defined operating frequency. However, the end user will note that a sequence of $t_{w(PRE)}$ and $t_{w(REV)}$ does meet this frequency. The $t_{w(PRF)}$ period is dominant, thus always providing rising output edge, but, at high frequencies, potentially truncating the I_{CCHIGH} duration.

Figure 5: Output Timing Example

Calibration and Direction Validation

When power is applied to the A1698, the sensor IC internally detects the profile of the target. The gain and offset of the detected signals are adjusted during the calibration period, normalizing the internal signal amplitude for the installation air gap of the device.

The Automatic Gain Control (AGC) feature ensures that operational characteristics are isolated from the effects of installation air gap variation.

Automatic Offset Adjustment (AOA) is circuitry that compensates for the effects of chip, magnet, and installation offsets. This

circuitry works with the AGC during calibration to adjust V_{PROC} in the internal A-to-D range to allow for acquisition of signal peaks. AOA and AGC function separately on the two differential signal channels.

During calibration, output pulses with direction information are immediately transmitted to the output. Depending on target design, air gap, and the phase of the target, direction may be momentarily incorrect.

Following a direction change in running mode, direction changes are immediately transmitted to the output. Depending on target design and the phase of the target, direction may be fleetingly incorrect.

Figure 7: Startup Position Effect on First Device Output Switching

Figure 8: Output Functionality in the Presence of Running Mode Target Vibration

POWER DERATING

The device must be operated below the maximum junction temperature of the device $(T_{J(max)})$. Under certain combinations of peak conditions, reliable operation may require derating supplied power or improving the heat dissipation properties of the application. This section presents a procedure for correlating factors affecting operating T_J . (Thermal data is also available on the Allegro MicroSystems website.)

The Package Thermal Resistance (R_{0JA}) is a figure of merit summarizing the ability of the application and the device to dissipate heat from the junction (die), through all paths to the ambient air. Its primary component is the Effective Thermal Conductivity (K) of the printed circuit board, including adjacent devices and traces. Radiation from the die through the device case $(R_{\theta JC})$ is relatively small component of $R_{\theta JA}$. Ambient air temperature (T_A) and air motion are significant external factors, damped by overmolding.

The effect of varying power levels (Power Dissipation or P_D), can be estimated. The following formulas represent the fundamental relationships used to estimate T_J , at P_D .

$$
P_D = V_{IN} \times I_{IN} \tag{1}
$$

$$
\Delta T = P_D \times R_{\theta J A} \tag{2}
$$

$$
T_J = T_A + \varDelta T \tag{3}
$$

For example, given common conditions such as: $T_A = 25^{\circ}C$, V_{CC} = 12 V, I_{CC} = 14 mA, and R_{θ JA} = 213 °C/W, then:

$$
P_D = V_{CC} \times I_{CC} = 12 \, V \times 7 \, mA = 84 \, mW
$$

\n
$$
\Delta T = P_D \times R_{\theta J A} = 84 \, mW \times 213 \, ^\circ \text{C/W} = 17.9 \, ^\circ \text{C}
$$

\n
$$
T_J = T_A + \Delta T = 25 \, ^\circ \text{C} + 17.9 \, ^\circ \text{C} = 42.9 \, ^\circ \text{C}
$$

A worst-case estimate, $P_{D(max)}$, represents the maximum allowable power level ($V_{CC(max)}$, $I_{CC(max)}$), without exceeding $T_{J(max)}$, at a selected $R_{\theta I A}$ and T_A .

Example: Reliability for V_{CC} at $T_A = 150^{\circ}C$, package UB, using minimum-K PCB.

Observe the worst-case ratings for the device, specifically: $R_{\theta JA} = 213^{\circ}C/W$, $T_{J(max)} = 165^{\circ}C$, $V_{CC(max)} = 24$ V, and $I_{\text{CC(AVG)}} = 14.66 \text{ mA}$. $I_{\text{CC(AVG)}}$ is computed using $I_{\text{CC(HIGH)(max)}}$ and $I_{\text{CC}(L\text{OW})(\text{max})}$, with a duty cycle of 73% computed from $t_{w(REV)(max)}$ on-time and $t_{w(FW)(min)}$ off-time (pulse width protocol). This condition happens at a select limiting frequency.

Calculate the maximum allowable power level $(P_{D(max)})$. First, invert equation 3:

$$
\Delta T_{max} = T_{J(max)} - T_A = 165 \, \text{°C} - 150 \, \text{°C} = 15 \, \text{°C}
$$

This provides the allowable increase to T_J resulting from internal power dissipation. Then, invert equation 2:

$$
P_{D(max)} = \Delta T_{max} \div R_{0JA} = 15^{\circ}C \div 213^{\circ}C/W = 70.4 \, \text{mW}
$$

Finally, invert equation 1 with respect to voltage:

$$
V_{CC(ext)} = P_{D(max)} - I_{CC(AVG)} = 70.4 \, \text{mW} - 14.6 \, \text{mA} = 4.8 \, \text{V}
$$

The result indicates that, at T_A , the application and device can dissipate adequate amounts of heat at voltages $\leq V_{CC(est)}$.

Compare $V_{CC(est)}$ to $V_{CC(max)}$. If $V_{CC(est)} \leq V_{CC(max)}$, then reliable operation between $V_{CC(est)}$ and $V_{CC(max)}$ requires enhanced $R_{\theta JA}$. If $V_{CC(est)} \ge V_{CC(max)}$, then operation between $V_{CC(est)}$ and $V_{CC(max)}$ is reliable under these conditions.

PACKAGE OUTLINE DRAWING

Figure 9: Package UB, 2-Pin SIP

Revision History

Copyright 2020, Allegro MicroSystems.

Allegro MicroSystems reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the performance, reliability, or manufacturability of its products. Before placing an order, the user is cautioned to verify that the information being relied upon is current.

Allegro's products are not to be used in any devices or systems, including but not limited to life support devices or systems, in which a failure of Allegro's product can reasonably be expected to cause bodily harm.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.

Copies of this document are considered uncontrolled documents.

For the latest version of this document, visit our website:

www.allegromicro.com

